CMOS scaling and beyond

被引：0
|
作者：
Kikkawa, Takamaro [1 ]
Lai, Jordan [2 ]
机构：
[1] Hiroshima University
[2] Taiwan Semiconductor Manufacturing Company
来源：
Proceedings of the Custom Integrated Circuits Conference | 2009年
关键词：
D O I：
10.1109/CICC.2009.5280902
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] CMOS and beyond
    Tsui, R
    Siragusa, L
    Goronkin, H
    COMPTES RENDUS DE L ACADEMIE DES SCIENCES SERIE IV PHYSIQUE ASTROPHYSIQUE, 2000, 1 (07): : 875 - 883
  • [32] Beyond CMOS
    Forshaw, M
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 315 - 315
  • [33] Buried Power Rail Integration with Si FinFETs for CMOS Scaling beyond the 5 nm Node
    Gupta, A.
    Mertens, H.
    Tao, Z.
    Demuynck, S.
    Bommels, J.
    Arutchelvan, G.
    Devriendt, K.
    Pedreira, O. Varela
    Ritzenthaler, R.
    Wang, S.
    Radisic, D.
    Kenis, K.
    Teugels, L.
    Sebaai, F.
    Lorant, C.
    Jourdan, N.
    Chan, B. T.
    Zahedmanesh, H.
    Subramanian, S.
    Schleicher, F.
    Hopf, T.
    Peter, A.
    Rassoul, N.
    Debruyn, H.
    Demonie, I
    Siew, Y.
    Chiarella, T.
    Briggs, B.
    Zhou, D.
    Rosseel, E.
    De Keersgieter, A.
    Capogreco, E.
    Litta, E. Dentoni
    Boccardi, G.
    Baudot, S.
    Mannaert, G.
    Bontemps, N.
    Sepulveda, A.
    Mertens, S.
    Kim, M. S.
    Dupuy, E.
    Vandersmissen, K.
    Paolillo, S.
    Yakimets, D.
    Chehab, B.
    Favia, P.
    Drijbooms, C.
    Cousserier, J.
    Jaysankar, M.
    Lazzarino, F.
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [34] Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices
    Jagannathan, H.
    Anderson, B.
    Sohn, C-W
    Tsutsui, G.
    Strane, J.
    Xie, R.
    Fan, S.
    Kim, K-, I
    Song, S.
    Sieg, S.
    Seshadri, I
    Mochizuki, S.
    Wang, J.
    Rahman, A.
    Cheon, K-Y
    Hwang, I
    Demarest, J.
    Do, J.
    Fullam, J.
    Jo, G.
    Hong, B.
    Jung, Y.
    Kim, M.
    Kim, S.
    Lallement, R.
    Levin, T.
    Li, J.
    Miller, E.
    Montanini, P.
    Pujari, R.
    Osborn, C.
    Sankarapandian, M.
    Son, G-H
    Waskiewicz, C.
    Wu, H.
    Yim, J.
    Young, A.
    Zhang, C.
    Varghese, A.
    Robison, R.
    Burns, S.
    Zhao, K.
    Yamashita, T.
    Dechene, D.
    Guo, D.
    Divakaruni, R.
    Wu, T.
    Seo, K-, I
    Bu, H.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [35] Graphene for CMOS and Beyond CMOS Applications
    Banerjee, Sanjay K.
    Register, Leonard Franklin
    Tutuc, Emanuel
    Basu, Dipanjan
    Kim, Seyoung
    Reddy, Dharmendar
    MacDonald, Allan H.
    PROCEEDINGS OF THE IEEE, 2010, 98 (12) : 2032 - 2046
  • [36] Impact of Dimensional Scaling and Size Effects on Beyond CMOS All-Spin Logic Interconnects
    Iraei, Rouhollah Mousavi
    Bonhomme, Phillip
    Kani, Nickvash
    Manipatruni, Sasikanth
    Nikonov, Dmitri E.
    Young, Ian A.
    Naeemi, Azad
    2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 353 - 355
  • [37] CMOS Gate Height Scaling
    Ren, Zhibin
    Schonenberg, K. T.
    Ontalus, V.
    Lauer, I.
    Butt, S. A.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 41 - +
  • [38] CMOS devices - Device scaling
    Chan, M.
    Inoue, Y.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [39] FUTURE CMOS SCALING AND RELIABILITY
    HU, CM
    PROCEEDINGS OF THE IEEE, 1993, 81 (05) : 682 - 689
  • [40] Considerations for Ultimate CMOS Scaling
    Kuhn, Kelin J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1813 - 1828
12345