CMOS scaling and beyond

被引：0
|
作者：
Kikkawa, Takamaro [1 ]
Lai, Jordan [2 ]
机构：
[1] Hiroshima University
[2] Taiwan Semiconductor Manufacturing Company
来源：
Proceedings of the Custom Integrated Circuits Conference | 2009年
关键词：
D O I：
10.1109/CICC.2009.5280902
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Buried Power Rail Integration for CMOS Scaling beyond the 3 nm Node
    Gupta, A.
    Tao, Z.
    Radisic, D.
    Mertens, H.
    Pedreira, O. Varela
    Demuynck, S.
    Boemmels, J.
    Devriendt, K.
    Heylen, N.
    Wang, S.
    Kenis, K.
    Teugels, L.
    Sebaai, F.
    Lorant, C.
    Jourdan, N.
    Chan, B. T.
    Subramanian, S.
    Schleicher, F.
    Peter, A.
    Rassoul, N.
    Siew, Y.
    Briggs, B.
    Zhou, D.
    Rosseel, E.
    Capogreco, E.
    Mannaert, G.
    Sepulveda, A.
    Dupuy, E.
    Vandersmissen, K.
    Chehab, B.
    Murdoch, G.
    Sanchez, E. Altamirano
    Biesemans, S.
    Tokei, Zs
    Litta, E. Dentoni
    Horiguchi, N.
    ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XI, 2022, 12056
  • [22] Emerging Nonvolatile Memories to Go Beyond Scaling Limits of Conventional CMOS Nanodevices
    Wang, Lei
    Yang, CiHui
    Wen, Jing
    Gai, Shan
    JOURNAL OF NANOMATERIALS, 2014, 2014
  • [23] Physical limitations in scaling field-effect transistors and technologies beyond CMOS
    Willander, M
    Fu, Y
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 986 - 993
  • [24] CMOS SCALING INTO THE 21ST-CENTURY - 0.1-MU-M AND BEYOND
    TAUR, Y
    MII, YJ
    FRANK, DJ
    WONG, HS
    BUCHANAN, DA
    WIND, SJ
    RISHTON, SA
    SAIHALASZ, GA
    NOWAK, EJ
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 245 - 260
  • [25] Density scaling beyond the FinFET: Architecture Considerations for Gate-all-around CMOS
    Guillorn, Michael A.
    Loubet, Nicolas J.
    Yeung, Chun-Wing
    Chao, Robin
    Muthinti, Raja
    Demarest, James
    Robison, Robert
    Miao, Xin
    Zhang, Jingyun
    Hook, Terry
    Oldiges, Phil
    Yamashita, Tenko
    2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2016,
  • [26] Strain scaling for CMOS
    S. W. Bedell
    A. Khakifirooz
    D. K. Sadana
    MRS Bulletin, 2014, 39 : 131 - 137
  • [27] Strain scaling for CMOS
    Bedell, S. W.
    Rooz, A. Khakifi
    Sadana, D. K.
    MRS BULLETIN, 2014, 39 (02) : 131 - 137
  • [28] Scenarios of CMOS scaling
    Wang, KL
    Lynch, WT
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 12 - 16
  • [29] The end of CMOS scaling
    Skotnicki, T
    Hutchby, JA
    King, TJ
    Wong, HSP
    Boeuf, F
    IEEE CIRCUITS & DEVICES, 2005, 21 (01): : 16 - 26
  • [30] ADVANCES IN CMOS SCALING
    MARSHALL, S
    SOLID STATE TECHNOLOGY, 1982, 25 (02) : 93 - 93
12345