Algorithm of array partitioning and fast address mapping for memory high-level synthesis

被引：0
|
作者：
机构：
[1] Han, Shu
[2] Liu, Ming-Ye
来源：
Han, S. | 2000年 / Chinese Institute of Electronics卷 / 28期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Memory Partitioning for Multidimensional Arrays in High-level Synthesis
    Wang, Yuxin
    Li, Peng
    Zhang, Peng
    Zhang, Chen
    Cong, Jason
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [2] ILP method for memory mapping,in high-level synthesis
    Zhou, HF
    Lin, ZH
    Cao, W
    MICROELECTRONICS RELIABILITY, 2003, 43 (07) : 1163 - 1167
  • [3] A thread partitioning algorithm in low power high-level synthesis
    Uchida, J
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 74 - 79
  • [4] Array Partitioning Method for Streaming Dataflow Optimization in High-level Synthesis
    Hou, Renjing
    Zhai, Jianwang
    Wang, Yajun
    Lin, Zhe
    Zhao, Kang
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 278 - 282
  • [5] Memory Partitioning-Based Modulo Scheduling for High-level Synthesis
    Lu, Tianyi
    Yin, Shouyi
    Yao, Xianqing
    Xie, Zhicong
    Liu, Leibo
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2671 - 2674
  • [6] Memory allocation and mapping in high-level synthesis - An integrated approach
    Seo, J
    Kim, T
    Panda, PR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 928 - 938
  • [7] An integrated algorithm for memory allocation and assignment in high-level synthesis
    Seo, J
    Kim, T
    Panda, PR
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 608 - 611
  • [8] ASAP: Automatic Sizing and Partitioning for Dynamic Memory Heaps in High-Level Synthesis
    Giamblanco, Nicholas, V
    Anderson, Jason H.
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 275 - 278
  • [9] Fast Mapping-Based High-Level Synthesis of Pipelined Circuits
    Li, Chaofan
    Sapatnekar, Sachin S.
    Hu, Jiang
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 33 - 38
  • [10] Joint Modulo Scheduling and Memory Partitioning with Multi-Bank Memory for High-Level Synthesis
    Lu, Tianyi
    Yin, Shouyi
    Yao, Xianqing
    Xie, Zhicong
    Liu, Leibo
    Wei, Shaojun
    FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, : 290 - 290
12345