An Optimum VLSI Design of ALU based FIR Filter using Modified Clock Gating Technique

被引：0
作者：
Arulkumar, M. [1 ]
Chandrasekaran, M. [2 ]
机构：
[1] Dept of Electronics and Communication Engineering, Government College of Engineering Bargur, Krishnagiri,635104, India
[2] Government College of Engineering, Bargur,635104, India
来源：
International Journal of COMADEM | 2021年 / 24卷 / 03期
关键词：
26;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：5 / 14
相关论文
共 50 条
  • [41] Radar beam sharpening using an optimum FIR filter
    Sadjadi, F
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2000, 19 (02) : 121 - 129
  • [42] ON THE OPTIMUM DESIGN OF THE BLOCK ADAPTIVE FIR DIGITAL-FILTER
    WANG, T
    WANG, CL
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (06) : 2131 - 2140
  • [43] Design and FPGA Implementation of FBMC Transmitter by using Clock Gating Technique based QAM, Inverse FFT and Filter Bank for Low Power and High Speed Applications
    Sivakumar, M.
    Omkumar, S.
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2018, 13 (06) : 2479 - 2484
  • [44] An Improved Digital FIR Filter Design Using Fast FIR Algorithm and Modified Carry Save Addition
    Mahalakshmi, R.
    Sasilatha, T.
    NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2018, 41 (03): : 147 - 150
  • [45] An Improved Digital FIR Filter Design Using Fast FIR Algorithm and Modified Carry Save Addition
    R. Mahalakshmi
    T. Sasilatha
    National Academy Science Letters, 2018, 41 : 147 - 150
  • [46] Design of lowpass narrowband FIR filters using IFIR and modified RRS filter
    Jovanovic-Dolecek, G
    Dolecek, V
    Karabegovic, I
    INFORMATION TECHNOLOGY AND ORGANIZATIONS: TRENDS, ISSUES, CHALLENGES AND SOLUTIONS, VOLS 1 AND 2, 2003, : 744 - 745
  • [47] FIR Filter Design Based On FPGA
    Zheng Jiayu
    Wei Zhenhua
    2018 10TH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2018, : 36 - 40
  • [48] Survey on Low power ALU design by using Modified GDI Technique in Microchip application
    Kumar, T. Hemanth
    Karthick, C.
    Reddy, M. Sreenivasa
    RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 284 - 287
  • [49] Design of FIR Filter Based on FPGA
    Liu, Cai-hong
    Tian, Shuang-liang
    Liu, Zi-long
    2018 INTERNATIONAL CONFERENCE ON SENSORS, SIGNAL AND IMAGE PROCESSING (SSIP 2018), 2018, : 46 - 50
  • [50] Design of FIR filter based on FPGA
    Sun Chao
    Qi Hui
    Su Tong
    Ma Junzhi
    Zhu Yongjie
    Ding Jianjun
    PROCEEDINGS OF 2020 IEEE 4TH INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2020), 2020, : 1691 - 1694
12345