An Optimum VLSI Design of ALU based FIR Filter using Modified Clock Gating Technique

被引：0
|
作者：
Arulkumar, M. [1 ]
Chandrasekaran, M. [2 ]
机构：
[1] Dept of Electronics and Communication Engineering, Government College of Engineering Bargur, Krishnagiri,635104, India
[2] Government College of Engineering, Bargur,635104, India
来源：
International Journal of COMADEM | 2021年 / 24卷 / 03期
关键词：
26;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：5 / 14
相关论文
共 50 条
  • [21] VLSI Design of a FIR Filter Using CSD Representation with Minimum Number of Registers
    2000, John Wiley and Sons Inc. (83):
  • [22] Low-power VLSI design of FIR filter based on standard cell
    School of Information Engineering, Beijing University of Science and Technology, Beijing 100083, China
    Jisuanji Gongcheng, 2006, 23 (236-237+240):
  • [23] FIR Filter Design Using Modified Lanczos Window Function
    Samad, Md Abdus
    Uddin, Jia
    Ahmed, Md Razu
    MACHINE DESIGN AND MANUFACTURING ENGINEERING, 2012, 566 : 49 - +
  • [24] Design of Low-Power Structural FIR Filter Using Data-Driven Clock Gating and Multibit Flip-Flops
    Touil, Lamjed
    Hamdi, Abdelaziz
    Gassoumi, Ismail
    Mtibaa, Abdellatif
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2020, 2020
  • [25] FIR Filter Implementation on FPGA Using MCM Design Technique
    Trimale, Manish B.
    Chilveri, Purushottam G.
    2017 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, AND COMMUNICATIONS (CCUBE), 2017, : 213 - 217
  • [26] FIR filter design for GNSS-synchronized clock
    Wu, Hongwei
    Li, Duo
    Gu, Sihong
    International Journal of Circuits, Systems and Signal Processing, 2019, 13 : 593 - 597
  • [27] High level fixed point VLSI design with automated clock Gating
    Agarwal, Nainesh
    Dimopoulos, Nikitas
    2007 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 355 - 358
  • [28] FIR LOW-PASS FILTER DESIGN USING PARAMETRIC FILTER TECHNIQUE
    SHIDA, S
    FUSHIMI, S
    TSUCHIYA, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (05): : 447 - 452
  • [29] OPTIMUM FIR AND IIR MULTISTAGE MULTIRATE FILTER DESIGN
    CHU, S
    BURRUS, CS
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1983, 2 (03) : 361 - 386
  • [30] An Alternative Approach To Design Reconfigurable Mixed Signal VLSI DA Based FIR Filter
    Sharma, Prateek Kumar
    Khan, M. Tasleem
    Ahamed, Shaik Rafi
    PROCEEDINGS OF THE 2016 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (TECHSYM), 2016, : 284 - 288
12345