An Optimum VLSI Design of ALU based FIR Filter using Modified Clock Gating Technique

被引：0
|
作者：
Arulkumar, M. [1 ]
Chandrasekaran, M. [2 ]
机构：
[1] Dept of Electronics and Communication Engineering, Government College of Engineering Bargur, Krishnagiri,635104, India
[2] Government College of Engineering, Bargur,635104, India
来源：
International Journal of COMADEM | 2021年 / 24卷 / 03期
关键词：
26;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：5 / 14
相关论文
共 50 条
  • [1] An Improved VLSI Design of the ALU Based FIR Filter for Biomedical Image Filtering Application
    Arulkumar, M.
    Chandrasekaran, M.
    CURRENT MEDICAL IMAGING, 2021, 17 (02) : 276 - 287
  • [2] Design of a Low-Power ALU and Synchronous Counter Using Clock Gating Technique
    Kandasamy, Nehru
    Telagam, Nagarjuna
    Devisupraja, Chinthada
    PROGRESS IN ADVANCED COMPUTING AND INTELLIGENT ENGINEERING, VOL 2, 2018, 564 : 511 - 518
  • [3] 64 Bit Green ALU Design Using Clock Gating Technique on Ultra Scale FPGA
    Kumar, Tanesh
    Pandey, Bishwajeet
    Das, Teerath
    Islam, S. M. Mohaiminul
    2013 INTERNATIONAL CONFERENCE ON GREEN COMPUTING, COMMUNICATION AND CONSERVATION OF ENERGY (ICGCE), 2013, : 151 - 154
  • [4] Optimum Design of Asymmetric Birefringent Interleaver Based on FIR Digital Filter Design Technique
    Yang, Xiaowei
    Zhang, Juan
    2008 CHINA-JAPAN JOINT MICROWAVE CONFERENCE (CJMW 2008), VOLS 1 AND 2, 2008, : 545 - 548
  • [5] Design of Energy Efficient ALU Using Clock Gating for a Sensor Node
    Sharath, M.
    Poornima, G.
    CYBER-PHYSICAL SYSTEMS AND DIGITAL TWINS, 2020, 80 : 390 - 399
  • [6] Clock Gating Based Energy Efficient ALU Design and Implementation on FPGA
    Pandey, Bishwajeet
    Yadav, Jyotsana
    Pattanaik, M.
    Rajoria, Nitish
    2013 INTERNATIONAL CONFERENCE ON ENERGY EFFICIENT TECHNOLOGIES FOR SUSTAINABILITY (ICEETS), 2013,
  • [7] Design and verification of an ALU-based universal FIR filter
    Liao, Y. B.
    Li, P.
    Ruan, A. W.
    Li, W. C.
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2010, 29 (02) : 317 - 326
  • [8] AN OPTIMUM VLSI DESIGN OF A 16-BIT ALU
    Ravindran, N.
    Lourde, R. Mary
    2015 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY RESEARCH (ICTRC), 2015, : 52 - 55
  • [9] Clock Gating -A Power Optimizing Technique for VLSI Circuits
    Shinde, Jitesh
    Salankar, S. S.
    2011 ANNUAL IEEE INDIA CONFERENCE (INDICON-2011): ENGINEERING SUSTAINABLE SOLUTIONS, 2011,
  • [10] Modified Technique of FIR Filter Design by the Frequency Sampling Method
    Belorutsky, Roman Y.
    Savinykh, Ivan S.
    2016 11TH INTERNATIONAL FORUM ON STRATEGIC TECHNOLOGY (IFOST), PTS 1 AND 2, 2016,
12345