Parallel implementation of Viterbi algorithm

被引：0
|
作者：
Šuligoj, Domen [1 ]
Trobec, Roman [1 ]
Robič, Borut [1 ]
机构：
[1] Franca Kramarja 14, 5290 Šempeter pri Novi Gorici, Slovenia
来源：
Elektrotehniski Vestnik/Electrotechnical Review | 2002年 / 69卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：90 / 94
相关论文
共 50 条
  • [21] Vlsi implementation of an area-efficient architecture for the Viterbi algorithm
    Cabrera, C
    Boo, M
    Bruguera, JD
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 623 - 626
  • [22] A decentralized parallel implementation for parallel tempering algorithm
    Li, Yaohang
    Mascagni, Michael
    Gorin, Andrey
    PARALLEL COMPUTING, 2009, 35 (05) : 269 - 283
  • [23] A parallel implementation of an volume algorithm
    Mohacsi, L.
    Deak, I.
    CENTRAL EUROPEAN JOURNAL OF OPERATIONS RESEARCH, 2015, 23 (04) : 925 - 952
  • [24] PARALLEL IMPLEMENTATION OF A VARMAX ALGORITHM
    OSTERMARK, R
    SAARINEN, M
    PARALLEL COMPUTING, 1994, 20 (12) : 1711 - 1720
  • [25] PARALLEL IMPLEMENTATION OF A GENETIC ALGORITHM
    DAVIES, R
    CLARKE, T
    CONTROL ENGINEERING PRACTICE, 1995, 3 (01) : 11 - 19
  • [26] Scalability of parallel algorithm implementation
    Wu, XF
    Li, W
    SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 559 - 561
  • [27] VITERBI ALGORITHM
    FORNEY, GD
    PROCEEDINGS OF THE IEEE, 1973, 61 (03) : 268 - 278
  • [28] HDL Implementation of Turbo Decoder using Soft Output Viterbi Algorithm
    Ramteke, Shweta
    Kakde, Sandeep
    Suryawanshi, Yogesh
    2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 859 - 864
  • [29] REALTIME IMPLEMENTATION OF THE VITERBI DECODING ALGORITHM ON A HIGH-PERFORMANCE MICROPROCESSOR
    SAID, SM
    DIMOND, KR
    MICROPROCESSORS AND MICROSYSTEMS, 1986, 10 (01) : 11 - 16
  • [30] HIGH-SPEED PARALLEL VITERBI DECODING - ALGORITHM AND VLSI-ARCHITECTURE
    FETTWEIS, G
    MEYR, H
    IEEE COMMUNICATIONS MAGAZINE, 1991, 29 (05) : 46 - 55
12345