Research on evolvable hardware design based on memetic algorithm

被引：0
作者：
Automation College, Harbin Engineering University, Harbin, Heilongjiang 150001, China [1 ]
不详 [2 ]
机构：
[1] Automation College, Harbin Engineering University, Harbin
[2] Engineering Training Center, Harbin Engineering University, Harbin
来源：
Tien Tzu Hsueh Pao | 2013年 / 5卷 / 1036-1040期
关键词：
Evolutionary algorithm; Evolvable hardware; Local search strategy; Memetic algorithm;
D O I：
10.3969/j.issn.0372-2112.2013.05.034
中图分类号：
学科分类号：
摘要：
In order to overcome the problems of traditional evolution algorithms in designing digital logic circuits, such as slow evolution speed and premature convergence, a memetic algorithm (MA) for evolving digital circuits is presented based on CGP encoding. It adopts genetic algorithm as global search method. A local search strategy based on gate type is proposed. The search ability of the proposed method is tested by evolving one-bit full adder. Experimental results show that it is efficient in solving the problems of hardware evolution and has the ability of fast global and local convergence.
引用
收藏
页码：1036 / 1040
页数：4
相关论文
共 20 条
  • [1] Lukas S., Evolvable Components: From Theory to Hardware Implementations, (2004)
  • [2] Bao Z.G., Watanabe T., A novel genetic algorithm with cell crossover for circuit design optimization, IEEE International Symposium on Circuits and Systems, pp. 2982-2985, (2009)
  • [3] Shanthi A.P., Parthasarathi R., Practical and scalable evolution of digital circuits, Applied Soft Computing, 9, 2, pp. 1-7, (2008)
  • [4] Cheang S.M., Lee K.H., Leung K.S., Applying genetic parallel programming to synthesize combinational logic circuits, IEEE Transactions on Evolutionary Computation, 11, 4, pp. 503-520, (2007)
  • [5] He G.-L., Li Y.-X., Shi Z.-Z., Elitist pool evolutionary algorithm for on-line evolution of digital circuits, Chinese Journal of Computers, 33, 2, pp. 365-372, (2010)
  • [6] Liang H.-J., Research on evolutionary design algorithms for circuits, (2009)
  • [7] 28, 1, pp. 1-8, (1998)
  • [8] Lin Y., Luo W.-J., Wang X.-F., Selective redundancy of evolved circuits, Journal of University of Science and Technology of China, 36, 5, pp. 523-529, (2006)
  • [9] Zhao S., Wang Y., Yang W., Et al., Multi-objective adaptive genetic algorithm for gate-level evolution of logic circuits, Journal of Computer-Aided Design & Computer Graphics, 16, 4, pp. 402-406, (2004)
  • [10] Yao R., Yu S.-L., Wang Y.-R., Et al., Online growing evolution and evaluation approach based on mainstream FPGA, Journal of Nanjing University of Aeronautics and Astronautics, 26, 5, pp. 582-587, (2007)
12