Low-power design and implementation on multi-core DSP in SDR platform

被引：0
|
作者：
Xu, Li [1 ]
Shi, Shao-Bo [1 ]
Wang, Qin [1 ]
机构：
[1] Xu, Li
[2] Shi, Shao-Bo
[3] Wang, Qin
来源：
Xu, L. | 2012年 / Univ. of Electronic Science and Technology of China卷 / 41期
关键词：
Digital signal processing;
D O I：
10.3969/j.issn.1001-0548.2012.01.026
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：136 / 141
相关论文
共 50 条
  • [1] Robust motion estimation on a low-power multi-core DSP
    Francisco D. Igual
    Guillermo Botella
    Carlos García
    Manuel Prieto
    Francisco Tirado
    EURASIP Journal on Advances in Signal Processing, 2013
  • [2] Robust motion estimation on a low-power multi-core DSP
    Igual, Francisco D.
    Botella, Guillermo
    Garcia, Carlos
    Prieto, Manuel
    Tirado, Francisco
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2013,
  • [3] Design and Chip Implementation of a Heterogeneous Multi-core DSP
    Chen, Shuming
    Chen, Xiaowen
    Xu, Yi
    Wan, Jianghua
    Lu, Jianzhuang
    Liu, Xiangyuan
    Chen, Shenggang
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [4] On the Design of Low-Power Cache Memories for Homogeneous Multi-Core Processors
    Asaduzzaman, Abu
    Rani, Manira
    Sibai, Fadi N.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 387 - 390
  • [5] Low-power multi-core ATPG to target concurrency
    Abdulrahman, Arkan
    Tragoudas, Spyros
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (04) : 459 - 473
  • [6] Low-power L2 cache design for multi-core processors
    Chung, C. -M.
    Kim, J.
    ELECTRONICS LETTERS, 2010, 46 (09) : 618 - U33
  • [7] Low-Power Implementation of a High-Throughput Multi-core AES Encryption Architecture
    Pham-Khoi Dong
    Hung K Nguyen
    Van-Phuc Hoang
    Xuan-Tu Trana
    APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 74 - 77
  • [8] Design and implementation of FPGA verification platform for multi-core processor
    Chen, C. (hmioycc@gmail.com), 1600, Science Press (51):
  • [9] Design and Implementation of ΣΔ-3DT Based on Multi-Core DSP
    Li Jingjing
    Li Yu
    2019 28TH WIRELESS AND OPTICAL COMMUNICATIONS CONFERENCE (WOCC), 2019, : 361 - 364
  • [10] Design-Time Memory Subsystem Optimization for Low-Power Multi-Core Embedded Systems
    Strobel, Manuel
    Radetzki, Martin
    2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, : 347 - 353
12345