NCXplore: A design space exploration framework of temporal encoding for on-chip serial interconnects

被引:0
|
作者
Kornaros G. [1 ,2 ]
机构
[1] Electronics and Computer Engineering Department, Technical University of Crete, Kounoupidiana, Chania
[2] Applied Informatics and Multimedia Department, Technological Educational Institute of Crete, Heraklion, Crete
关键词
Bus encoding; Crosstalk; Design space exploration; On-chip interconnects; Power consumption; Switching activity;
D O I
10.1504/IJHPSA.2010.034539
中图分类号
学科分类号
摘要
Multi-processor systems-on-chip (MPSoC) seek for high performance, scalable and power efficient communication infrastructures. Recent research considers on-chip serial links for communication fabrics as a solution to reduce routing congestion and design complexity. This paper describes a methodology and a tool-chain for design space exploration of temporal encoding schemes, thereafter referred to as NCXplore. NCXplore assists the designer to achieve the best fit as regards both switching activity combined with reduction of crosstalk effects, and performance. A novel class of temporal encoding schemes is also presented to manage switching activity and crosstalk induced delays. NCXplore accepts any encoding technique as a mapping function to investigate crosstalk effects. Copyright © 2010 Inderscience Enterprises Ltd.
引用
收藏
页码:177 / 186
页数:9
相关论文
共 50 条
  • [41] AUGER: A Multi-Objective Design Space Exploration Framework for CGRAs
    Li, Jingyuan
    Hu, Yihan
    Dai, Yuan
    Kuang, Huizhen
    Wang, Lingli
    2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 88 - 95
  • [42] A Design Space Exploration Framework for Memristor-Based Crossbar Architecture
    Barbareschi, Mario
    Bosio, Alberto
    O'Connor, Ian
    Fiser, Petr
    Traiola, Marcello
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 38 - 43
  • [43] A Mapping Framework Based on Packing for Design Space Exploration of Heterogeneous MPSoCs
    Ristau, Bastian
    Limberg, Torsten
    Fettweis, Gerhard
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (01): : 45 - 56
  • [44] A framework for design space exploration and performance analysis of networked embedded systems
    Dep. of Computer Science, University of Cantabria, Spain
    不详
    ACM Int. Conf. Proc. Ser.,
  • [45] A plan-generation-evaluation framework for design space exploration of digital systems design
    Kim, JK
    Kim, TG
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (03) : 772 - 781
  • [46] ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator
    Li, Zhisheng
    Wang, Lei
    Dou, Qiang
    Tang, Yuxing
    Guo, Shasha
    Zhou, Haifang
    Lu, Wenyuan
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2017, 2018, 600 : 22 - 34
  • [47] A Simulation Environment for Design Space Exploration for Asymmetric 3D-Network-on-Chip
    Joseph, Jan Moritz
    Wrieden, Sven
    Blochwitz, Christopher
    Garcia-Oritz, Alberto
    Pionteck, Thilo
    2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
  • [48] A rapid and efficient isogeometric design space exploration framework with application to structural mechanics
    Benzaken, J.
    Herrema, A. J.
    Hsu, M. -C.
    Evans, J. A.
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2017, 316 : 1215 - 1256
  • [49] A Modular Design Space Exploration Framework for Multiprocessor Real-Time Systems
    Khalilzad, Nima
    Rosvall, Kathrin
    Sander, Ingo
    2016 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2016,
  • [50] CDE: A Novel CGRA Development Environment with Fast Design Space Exploration Framework
    Chen, Sichao
    Dai, Yuan
    Zhang, Jide
    Kuang, Huizhen
    Gao, Xuchen
    Luk, Wai-Shing
    Yin, Wenbo
    Wang, Lingli
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 772 - 772