NCXplore: A design space exploration framework of temporal encoding for on-chip serial interconnects

被引：0

作者：

Kornaros G. ^{[1
,2
]}

机构：

[1] Electronics and Computer Engineering Department, Technical University of Crete, Kounoupidiana, Chania

[2] Applied Informatics and Multimedia Department, Technological Educational Institute of Crete, Heraklion, Crete

来源：

International Journal of High Performance Systems Architecture | 2010年 / 2卷 / 3-4期

关键词：

Bus encoding; Crosstalk; Design space exploration; On-chip interconnects; Power consumption; Switching activity;

D O I：

10.1504/IJHPSA.2010.034539

中图分类号：

学科分类号：

摘要：

Multi-processor systems-on-chip (MPSoC) seek for high performance, scalable and power efficient communication infrastructures. Recent research considers on-chip serial links for communication fabrics as a solution to reduce routing congestion and design complexity. This paper describes a methodology and a tool-chain for design space exploration of temporal encoding schemes, thereafter referred to as NCXplore. NCXplore assists the designer to achieve the best fit as regards both switching activity combined with reduction of crosstalk effects, and performance. A novel class of temporal encoding schemes is also presented to manage switching activity and crosstalk induced delays. NCXplore accepts any encoding technique as a mapping function to investigate crosstalk effects. Copyright © 2010 Inderscience Enterprises Ltd.

引用

页码：177 / 186

页数：9

共 26 条

[1]

Benini L., Micheli G., Macii E., Sciuto D., Silvano C., Address bus encoding techniques for system-level power optimization, Proceedings of Design Automation and Test in Europe (DATE), pp. 861-866, (1998)

[2]

Deogun H.S., Rao R.R., Sylvester D., Blaauw D., Leakage-and crosstalk-aware bus encoding for total power reduction, Proceedings of Design Automation Conference (DAC'04), pp. 779-782, (2004)

[3]

Ghoneima M., Ismail Y., Khellah M., De V., Reducing the data switching activity on serial link buses, Proceeding of ICCAD, pp. 425-432, (2006)

[4]

Ghoneima M., Khellah M., Tschanz J., Ismail Y., De V., Serial link bus: A low power on-chip bus architecture, Proceedings of ICCAD, (2005)

[5]

Gupta P., Kahng A.B., Wire swizzling to reduce delay uncertainty due to capacitive coupling, Proceedings of the 17th International Conference on VLSI Design (VLSID '04), (2004)

[6]

Kedia A., Saleh R., Power reduction of on-chip serial links, International Symposium on Circuits and Systems (ISCAS 2007), pp. 865-868, (2007)

[7]

Kuo C.-H., Wu W.-B., Wu Y.-J., Lin J.-H., Serial low power bus coding for VLSI, International Conference on Communications, Circuits and Systems, pp. 2449-2453, (2006)

[8]

Lee K., Lee S.J., A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform, ISSCC, pp. 152-153, (2003)

[9]

Lee K., Lee S.-J., Yoo H.-J., SILENT: Serialized low energy transmission coding for on-chip interconnection networks, IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, pp. 448-451, (2004)

[10]

Lee S.-J., Song S.-J., Lee K., Woo J.-H., Kim S.-E., Nam B.-G., Yoo H.-J., An 800 Mhz star-connected on-chip network for application to systems on a chip, Technical Digest of Solid-state Circuits Conference, 1, pp. 468-469, (2003)

← 1 2 3 →