Multichip alignment technology for 3D stack bonding and packaging

被引：0
|
作者：
Chen, Mingxiang [1 ,2 ]
Lü, Yaping [1 ]
Liu, Xiaogang [1 ]
Liu, Sheng [1 ,2 ]
机构：
[1] School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan,430074, China
[2] Division of MOEMS, Wuhan National Laboratory for Optoelectronics, Wuhan,430074, China
来源：
Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition) | 2015年 / 43卷 / 02期
关键词：
D O I：
10.13245/j.hust.150201
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 5
相关论文
共 50 条
  • [21] Development of vacuum underfill technology for a 3D chip stack
    Sakuma, Katsuyuki
    Kohara, Sayuri
    Sueoka, Kuniaki
    Orii, Yasumitsu
    Kawakami, Mikio
    Asai, Kazuo
    Hirayama, Yoshikazu
    Knickerbocker, John U.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (03)
  • [22] A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication
    Geng Fei
    Ding Xiaoyun
    Xu Gaowei
    Luo Le
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [23] Electrical characterization and reliability test on TSV structure for 3D stack packaging
    Chung, Hsien, 1600, Chung Cheng Institute of Technology (45):
  • [24] STAR3D: a stack-based RNA 3D structural alignment tool
    Ge, Ping
    Zhang, Shaojie
    NUCLEIC ACIDS RESEARCH, 2015, 43 (20)
  • [25] Low temperature bonding technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 302 - 311
  • [26] Low temperature metal bonding for 3D and power device packaging
    Di Cioccio, L.
    Beilliard, Y.
    Mermoz, S.
    Estevez, R.
    Coudrain, P.
    Moreau, S.
    Widiez, J.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 59 - 59
  • [27] An ambient temperature ultrasonic bonding technology based on Cu micro-cone arrays for 3D packaging
    Xu, Penghui
    Hu, Fengtian
    Shang, Jing
    Hu, Anmin
    Li, Ming
    MATERIALS LETTERS, 2016, 176 : 155 - 158
  • [28] 3D Integration Technologies Using Self-Assembly and Electrostatic Temporary Multichip Bonding
    Fukushima, T.
    Hashiguchi, H.
    Bea, J.
    Murugesan, M.
    Lee, K. -W.
    Tanaka, T.
    Koyanagi, M.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 58 - 63
  • [29] High Precision Alignment Process for Future 3D Wafer Bonding
    Sugaya, Isao
    Mitsuishi, Hajime
    Maeda, Hidehiro
    Okada, Masashi
    Okamoto, Kazuya
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 348 - 353
  • [30] Application and simulation technology of multichip module packaging
    Chang, YF
    Yang, YT
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1211 - 1214
12345