共 50 条
- [34] REDUCING IN-CIRCUIT TESTING COSTS WITH SELF-CORRECTING PROGRAM GENERATIONS IEEE TRANSACTIONS ON MANUFACTURING TECHNOLOGY, 1977, 6 (03): : 61 - 63
- [35] Magnetic In-circuit Testing of Multiple Power and Ground Pins for Open Faults Journal of Electronic Testing, 2007, 23 : 25 - 34
- [38] Magnetic in-circuit testing of multiple power and ground pins for open faults JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (01): : 25 - 34
- [39] In-circuit Noise Source Impedance Using Double Impedances Insert Loss Approach PROCEEDINGS OF THE 2024 IEEE JOINT INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY: EMC JAPAN/ASIAPACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, EMC JAPAN/APEMC OKINAWA 2024, 2024, : 673 - 676
- [40] High fault coverage of in-circuit IC pin faults with a vectorless test technique using parasitic transistors INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 926 - 926