Linearlization of stochastic flash A-to-D converter

被引：0

作者：

Sugimoto T. ^{[1
]}

Tanimoto H. ^{[1
]}

Yoshizawa S. ^{[1
]}

机构：

[1] Dept. of Electrical and Electronic Engineering, Kitami Institute of Technology 165, Koen-cho, Kitami, Hokkaido

来源：

IEEJ Transactions on Electronics, Information and Systems | 2016年 / 136卷 / 01期

基金：

日本学术振兴会;

关键词：

Comparator Offset Voltages; Linearization; Number Estimation Of Comparators; Stochastic Flash Ad Converters; Uniform Distribution;

D O I：

10.1541/ieejeiss.136.8

中图分类号：

学科分类号：

摘要：

Reference voltages of a stochastic flash A-to-D converter (SFADC) are defined by comparator offset voltages instead of fixed external reference voltages. Assuming that offset-voltage variation follows Gaussian distribution, its cumulative distribution function becomes non-linear and the linear input signal range is narrow. We propose a way to reduce nonlinearity by dividing the comparators into M groups, and synthesize a single uniform distribution by introducing additional DC reference voltages and weights for each group. This work presents a design guide to determine how many groups we should divide to obtain good linearity. © 2016 The Institute of Electrical Engineers of Japan.

引用

页码：8 / 15

页数：7

共 12 条

[1]

Weaver S., Hershberg B., Knierim D., Moon U.-K., A 6b stochastic flash analog-to-digital converter without calibration or reference ladder, IEEE A.S.S.C.C, 13, 4, (2008)

[2]

Ham H., Matsuoka T., Wang J., Taniguchi K., Design of a high-speed-sampling stochastic flash analog-to-digital converter using device mismatch, IEEJ, 131, 11, pp. 1848-1857, (2011)

[3]

Weaver S., Hershberg B., Moon U.-K., Digitally Synthesized Stochastic Flash Adc Using only Standard Digital Cells, pp. 266-267, (2011)

[4]

Ceekala M., El-Sankary K., El-Masry E., Stochastic adc with random u-quadratic distributed reference voltage to uniformly distribute comparators trip point, Analog Integr. Circ. Sig. Process, 74, 2, pp. 461-465, (2013)

[5]

Weaver S., Hershberg B., Moon U.-K., Digitally synthesized stochastic flash adc using only standard digital cells, IEEE Trans. on Circuits and Syst. -I:Regular Paers, 61, 1, pp. 84-91, (2014)

[6]

Tanimoto H., Koyama M., Yoshida Y., Realization of a 1-v active filter using a linearization technique employing plurality of emitter-coupled pairs, IEEE Journal of Solid-State Circuits, 26, 7, pp. 937-945, (1991)

[7]

Gilbert B., The multi-tanh principle: A tutorial overview, IEEE Journal of Solid-State Circuits, 33, 1, pp. 2-17, (1998)

[8]

Abuelmaatti M.T., Method approximates nonlinear-amplifier im performance, Microwaves & RF, pp. 151-156, (1995)

[9]

Asada Y., Yoshihara K., Urano T., Miyahara M., Matsuzawa A., A 6bit 7mW 250fJ 700MS/s subranging ADC, Solid-State Circuits Conference 2009, 144, (2009)

[10]

Jacob Baker R., CMOS Circuit Design, Layout, Ans Simulation Third Edition, (2011)

← 1 2 →