Dynamic power consumption optimization for inductive-coupling based wireless 3D NoCs

被引:0
作者
Zhang, Hao [1 ]
Matsutani, Hiroki [1 ]
Koibuchi, Michihiro [2 ]
Amano, Hideharu [1 ]
机构
[1] Keio University, Yokohama
[2] National Institute of Informatics, Chiyoda
基金
日本学术振兴会;
关键词
3D NoCs; Inductive-coupling; Irregular topology; On/off link; Wireless;
D O I
10.2197/ipsjtsldm.7.27
中图分类号
学科分类号
摘要
Inductive-coupling is yet another 3D integration technique that can be used to stack more than three known-good-dies in a SiP without wire connections. Its power consumed for communication by inductive coupling link is one of big problems. A dynamic on/off link control for topology-agnostic 3D NoC (Network on Chip) architecture using inductive-coupling is proposed. The proposed low-power techniques stop the transistors by cutting off the bias voltage in the transmitter of the wireless vertical links only when their utilization is higher than the threshold. Meanwhile, the whole wireless vertical link will be shut down when the utilization is lower than the threshold in order to reduce the power consumption of wireless 3D NoCs. Full-system many-core simulations using power parameters derived from a real chip implementation show that the proposed low-power techniques reduce the power consumption by 43.8-55.0%, while the average performance overhead is 1.4% in wireless topology-agnostic 3D NoC. © 2014 Information Processing Society of Japan.
引用
收藏
页码:27 / 36
页数:9
相关论文
共 29 条
[1]  
Black B., Annavaram M., Brekelbaum N., DeVale J., Jiang L., Loh G.H., McCaule D., Morrow P., Nelson D.W., Pantuso D., Reed P., Rupley J., Shankar S., Shen J.P., Webb C., Die stacking (3D) microarchitecture, Proc. International Symposium on Microarchitecture (MICRO'06), pp. 469-479, (2006)
[2]  
Kumagai K., Yang C., Goto S., Ikenaga T., Mabuchi Y., Yoshida K., System-in-silicon architecture and its application to an H.264/AVC motion estimation fort 1080HDTV, Proc. International Solid-State Circuits Conference (ISSCC'06), pp. 430-431, (2006)
[3]  
Davis W.R., Wilson J., Mick S., Xu J., Hua H., Mineo C., Sule A.M., Steer M., Franzon P.D., Demystifying 3D ICs: The pros and cons of going vertical, IEEE Design and Test of Computers, 22, 6, pp. 498-510, (2005)
[4]  
Kanda K., Antono D.D., Ishida K., Kawaguchi H., Kuroda T., Sakurai T., 1.27-Gbps/pin, 3mW/pin wireless superconnect (WSC) interface scheme, Proc. International Solid-State Circuits Conference (ISSCC'03), pp. 186-187, (2003)
[5]  
Miura N., Ishikuro H., Sakurai T., Kuroda T., A 0.14pJ/b inductive-coupling inter-chip data transceiver with digitally- controlled precise pulse shaping, Proc. International Solid-State Circuits Conference (ISSCC'07), pp. 358-359, (2007)
[6]  
Miura N., Mizoguchi D., Inoue M., Niitsu K., Nakagawa Y., Tago M., Fukaishi M., Sakurai T., Kuroda T., A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data link, Proc. International Solid-State Circuits Conference (ISSCC'06), pp. 424-425, (2006)
[7]  
Burns J., McIlrath L., Keast C., Lewis C., Loomis A., Warner K., Wyatt P., Three-dimensional integrated circuits for low-power high-bandwidth systems on a chip, Proc. International Solid-State Circuits Conference (ISSCC'01), pp. 268-269, (2001)
[8]  
Matsutani H., Bogdan P., Marculescu R., Take Y., Sasaki D., Zhang H., Koibuchi M., Kuroda T., Amano H., A case for wireless 3d NoCs for CMPs, Proc. 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13), (2013)
[9]  
Matsutani H., Take Y., Sasaki D., Kimura M., Ono Y., Nishiyama Y., Koibuchi M., Kuroda T., Amano H., A vertical bubble flow network using inductive-coupling for 3-D CMPs, Proc. International Symposium on Networks-on-Chip (NOCS'11), pp. 49-56, (2011)
[10]  
Koizumi Y., Amano H., Matsutani H., Miura N., Kuroda T., Sakamoto R., Namiki M., Usami K., Kondo M., Nakamura H., CMA-Cube: A scalable reconfigurable accelerator with 3-D wireless inductive coupling interconnect, The Demo Session at the 11th IEEE International Conference on Field Programmable Technology (ICFPT'12), (2012)