Grasping the impact of on-chip inductance

被引：0
|
作者：
Massoud, Yehia [1 ]
Ismail, Yehea [1 ]
机构：
[1] Northwestern University, United States
来源：
IEEE Circuits and Devices Magazine | 2001年 / 17卷 / 04期
关键词：
Computer simulation - Finite difference method - Finite element method - Integral equations - Interconnection networks - Maxwell equations - Performance - VLSI circuits;
D O I：
10.1109/101.950046
中图分类号：
学科分类号：
摘要：
The rapid advancements in process technology and heightening market pressures for functional integration are resulting in large VLSI chips operating at steadily increasing frequencies. Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design. This paper briefly discusses the importance, physical nature, effects, and extraction issues of on-chip inductance.
引用
收藏
页码：14 / 21
相关论文
共 50 条
  • [1] Grasping the impact of on-chip inductance - Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design
    Massoud, Y
    Ismail, Y
    IEEE CIRCUITS & DEVICES, 2001, 17 (04): : 14 - 21
  • [2] Impact of on-chip inductance on power supply integrity
    Eireiner, M.
    Henzler, S.
    Zhang, X.
    Berthold, J.
    Schmitt-Landsiedel, D.
    ADVANCES IN RADIO SCIENCE, 2008, 6 : 227 - 232
  • [3] On the extraction of on-chip inductance
    Ismail, YI
    Friedman, EG
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 31 - 40
  • [4] Inductance Modeling for On-Chip Interconnects
    Shang-Wei Tu
    Wen-Zen Shen
    Yao-Wen Chang
    Tai-Chen Chen
    Jing-Yang Jou
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 65 - 78
  • [5] On-chip inductance modeling and analysis
    Gala, K
    Zolotov, V
    Panda, R
    Young, B
    Wang, JF
    Blaauw, D
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 63 - 68
  • [6] Inductance analysis of on-chip interconnects
    Kundu, S
    Ghoshal, U
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 252 - 255
  • [7] Design and Measurement of an Inductance-Oscillator for Analyzing On-Chip Inductance Impact on Wire Delay
    Takashi Sato
    Hiroo Masuda
    Analog Integrated Circuits and Signal Processing, 2005, 42 : 209 - 217
  • [8] Inductance modeling for on-chip interconnects
    Tu, SW
    Shen, WZ
    Chang, YW
    Chen, TC
    Jou, JY
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (01) : 65 - 78
  • [9] Design and measurement of an inductance-oscillator for analyzing inductance impact on on-chip interconnect delay
    Sato, T
    Masuda, H
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 395 - 400
  • [10] On-chip inductance cons and pros
    Ismail, YI
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 685 - 694
12345