An automatic formal model generation and verification method for railway interlocking systems

被引：1
|
作者：
Oz, Muhammed Ali [1 ]
Kaymakci, Ozgur Turay [1 ]
机构：
[1] Department of Control and Automation Engineering, Faculty of Electrical and Electronics Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey
来源：
Gazi University Journal of Science | 2017年 / 30卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Formal verification
引用
收藏
页码：133 / 147
相关论文
共 50 条
  • [21] Formal modelling and verification of interlocking systems featuring sequential release
    Linh Hong Vu
    Haxthausen, Anne E.
    Peleska, Jan
    SCIENCE OF COMPUTER PROGRAMMING, 2017, 133 : 91 - 115
  • [22] Interlocking Formal Verification at Alstom Signalling
    Parillaud, Camille
    Fonteneau, Yoann
    Belmonte, Fabien
    RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, 2019, 11495 : 215 - 225
  • [23] Formal Methods for Industrial Interlocking Verification
    Chadwick, Simon
    James, Phillip
    Roggenbach, Markus
    Werner, Tom
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT RAIL TRANSPORTATION (ICIRT), 2018,
  • [24] A methodology for automatic generation, formal verification and implementation of safe PLC programs for power supply equipment of the electric lines of railway control systems
    Niang, M.
    Riera, B.
    Philippot, A.
    Zaytoon, J.
    Gellot, F.
    Coupat, R.
    COMPUTERS IN INDUSTRY, 2020, 123
  • [25] A formal approach for the construction and verification of railway control systems
    Haxthausen, Anne E.
    Peleska, Jan
    Kinder, Sebastian
    FORMAL ASPECTS OF COMPUTING, 2011, 23 (02) : 191 - 219
  • [26] A Formal Approach to Safety Verification of Railway Signaling Systems
    Russo, Aryldo G., Jr.
    Ladenberger, Lukas
    2012 PROCEEDINGS - ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM (RAMS), 2012,
  • [27] CSP Specification and Verification of Relay-based Railway Interlocking Systems
    Pereira, D. I. de Almeida
    Oliveira, M. V. M.
    Bezerra, P. E. R.
    Bon, P.
    Collart-Dutilleul, S.
    37TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, 2022, : 97 - 106
  • [28] A Knowledge Based Solution for Intelligent Verification and Validation of Interlocking Railway Systems
    Bellini, Pierfrancesco
    Nesi, Paolo
    Zaza, Imad
    ERCIM NEWS, 2015, (103): : 36 - 37
  • [29] Formal Method for Behavior Verification and Data Validation of Station Interlocking System
    Wang K.
    Wang X.
    Cheng P.
    Liu N.
    Zhang C.
    Xinan Jiaotong Daxue Xuebao/Journal of Southwest Jiaotong University, 2021, 56 (03): : 587 - 593and610
  • [30] Automatic Property Generation for the Formal Verification of Bus Bridges
    Soeken, Mathias
    Kuehne, Ulrich
    Freibothe, Martin
    Fey, Goerschwin
    Drechsler, Rolf
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 417 - 422
12345