An automatic formal model generation and verification method for railway interlocking systems

被引：1
|
作者：
Oz, Muhammed Ali [1 ]
Kaymakci, Ozgur Turay [1 ]
机构：
[1] Department of Control and Automation Engineering, Faculty of Electrical and Electronics Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey
来源：
Gazi University Journal of Science | 2017年 / 30卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Formal verification
引用
收藏
页码：133 / 147
相关论文
共 50 条
  • [1] A Tool for Automatic Formal Modeling of Railway Interlocking Systems
    Oz, Muhammed Ali Nur
    Sener, Ibrahim
    Kaymakci, Ozgur Turay
    Ustoglu, Ilker
    Cansever, Galip
    IEEE EUROCON 2015 - INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL (EUROCON), 2015, : 26 - 29
  • [2] Validation of Railway Interlocking Systems by Formal Verification, A Case Study
    Bonacchi, Andrea
    Fantechi, Alessandro
    Bacherini, Stefano
    Tempestini, Matteo
    Cipriani, Leonardo
    SOFTWARE ENGINEERING AND FORMAL METHODS, 2014, 8368 : 237 - 252
  • [3] FORMAL VALIDATION METHOD FOR COMPUTERIZED RAILWAY INTERLOCKING SYSTEMS
    Antoni, Marc
    CIE: 2009 INTERNATIONAL CONFERENCE ON COMPUTERS AND INDUSTRIAL ENGINEERING, VOLS 1-3, 2009, : 1532 - 1541
  • [4] Verification of railway interlocking systems
    Busard, Simon
    Cappart, Quentin
    Limbree, Christophe
    Pecheur, Charles
    Schaus, Pierre
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2015, (184): : 19 - 31
  • [5] Automatic generation and verification of railway interlocking control tables using FSM and NuSMV
    School of Railway Engineering, Iran University of Science and Technology, Tehran, Iran
    Int. J. Eng. Model., 2008, 1-4 (57-63): : 57 - 63
  • [6] AUTOMATIC GENERATION AND VERIFICATION OF RAILWAY INTERLOCKING CONTROL TABLES USING FSM AND NUSMV
    Mirabadi, Ahmad
    Yazdi, Mohammad B.
    TRANSPORT PROBLEMS, 2009, 4 (01) : 103 - 110
  • [7] Compositional Verification of Railway Interlocking Systems
    Haxthausen, Anne Elisabeth
    Fantechi, Alessandro
    FORMAL ASPECTS OF COMPUTING, 2023, 35 (01)
  • [8] Case study: Formal specification and verification of railway interlocking system
    Hlavaty, T
    Preucil, L
    Stepan, P
    PROCEEDINGS OF THE 27TH EUROMICRO CONFERENCE - 2001: A NET ODYSSEY, 2001, : 258 - 263
  • [9] Comparing Formal Verification Approaches of Interlocking Systems
    Haxthausen, Anne Elisabeth
    Hoang Nga Nguyen
    Roggenbach, Markus
    RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, RSSRAIL 2016, 2016, 9707 : 160 - 177
  • [10] Automatic generation of VHDL code for a railway interlocking system
    Menendez, Martin N.
    Germino, Santiago
    Larosa, Facundo S.
    Lutenberg, Ariel
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2021, 14 (06) : 544 - 552
12345