Generalized multilevel voltage SVPWM algorithm for common mode voltage reduction and FPGA implementation

被引：0
作者：
Yang, Rong-Feng [1 ]
Wang, Gao-Lin [1 ]
Yu, Yong [1 ]
Xu, Dian-Guo [1 ]
机构：
[1] School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin 150001, China
来源：
Dianji yu Kongzhi Xuebao/Electric Machines and Control | 2010年 / 14卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：78 / 83
相关论文
共 50 条
[21]   Common mode voltage and harmonic reduction method based on multilevel random PWM technique [J].
Navy University of Engineering, Wuhan 430033, China .
Zhongguo Dianji Gongcheng Xuebao, 2006, 17 (57-61)
[22]   Common mode voltage reduction of cascaded multilevel inverters using carrier frequency modulation [J].
Vinh-Quan Nguyen ;
Quang-Tho Tran .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (08) :1324-1351
[23]   Six-phase SVPWM with common-mode voltage suppression [J].
Zheng, Jian ;
Rong, Fei ;
Li, Peiyao ;
Huan, Shoudao ;
He, Yigang .
IET POWER ELECTRONICS, 2018, 11 (15) :2461-2469
[24]   Comparative Study Between Different SVPWM Algorithms for NPC Inverters in Terms of Common Mode Voltage Reduction [J].
Ezzeddine, Kawther ;
Hamouda, Mahmoud ;
Al-Haddad, Kamal .
IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, :6458-6463
[25]   High voltage Buck converter topology for common mode voltage reduction [J].
Rockhill, A ;
Lipo, TA ;
Julian, AL .
APEC '98 - THIRTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1998, :940-943
[26]   A High Performance PWM Algorithm for Common Mode Voltage Reduction in Three-phase Voltage Source Inverters [J].
Uen, Emre ;
Hava, Ahmet M. .
2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, :1528-1534
[27]   A Study on Common Mode Voltage Reduction Strategies According to Modulation Methods in Modular Multilevel Converter [J].
Park, Chang-Hwan ;
Seo, In-Kyo ;
Negesse, Belete Belayneh ;
Yoon, Jong-su ;
Kim, Jang-Mok .
ENERGIES, 2021, 14 (06)
[28]   A Novel SVPWM Scheme for Common-Mode Voltage Reduction in Five-Level Active NPC Inverters [J].
Le, Quoc Anh ;
Lee, Dong-Choon .
2015 9TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND ECCE ASIA (ICPE-ECCE ASIA), 2015, :281-287
[29]   Mitigation of common mode voltage in five phase multilevel inverter [J].
Usha, S. ;
Geetha, A. ;
Thentral, T. M. Thamizh ;
Subramani, C. ;
Venkatesan, M. .
MATERIALS TODAY-PROCEEDINGS, 2021, 45 :1761-1769
[30]   A Novel Zero-Sequence-Voltage-Balanced SVPWM With the Analyses of Common-Mode Voltage and Differential-Mode Current [J].
Zhao, Rende ;
Jiang, Xianqiang ;
Wang, Cun ;
Wang, Yansong ;
Xu, Hailiang ;
Yan, Qingzeng .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (02) :2483-2496
12345