Transient characteristic analysis of a double-gate dual-strained-channel SOI CMOS

被引：0
|
作者：
Sun, Liwei [1 ]
Gao, Yong [1 ]
Yang, Yuan [1 ]
Liu, Jing [1 ]
机构：
[1] Department of Electronic Engineering, Xi'an University of Technology, Xi'an 710048, China
来源：
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors | 2008年 / 29卷 / 08期
关键词：
Control mechanism - Conversion time - Double gate - Dual-strained-channel - Effective gate length - Novel structures - Strained SiGe - Transient characteristic;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1566 / 1569
相关论文
共 50 条
  • [31] Subthreshold Performance of Double-gate Accumulation-mode P-channel SOI MOSFET
    Zhang Zhengfan
    Li Zhaoji
    Tan Kaizhou
    Zhang Jiabin
    Li Kaicheng
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 647 - +
  • [32] A novel double-gate SOI MOSFET to improve the floating body effect by dual SiGe trench
    Orouji, Ali A.
    Rahimifar, Atefeh
    Jozi, Mohammad
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 537 - 544
  • [33] A novel double-gate SOI MOSFET to improve the floating body effect by dual SiGe trench
    Ali A. Orouji
    Atefeh Rahimifar
    Mohammad Jozi
    Journal of Computational Electronics, 2016, 15 : 537 - 544
  • [34] Strained SOI/SGOI dual-channel CMOS technology based on the Ge condensation technique
    Tezuka, Tsutomu
    Nakaharai, Shu
    Moriyama, Yoshihiko
    Hirashita, Norio
    Toyoda, Eiji
    Numata, Toshinori
    Irisawa, Toshifumi
    Usuda, Koji
    Sugiyama, Naoharu
    Mizuno, Tomohisa
    Takagi, Shin-ichi
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (01) : S93 - S98
  • [35] High dielectric permittivity impact on SOI Double-Gate Mosfet
    Samia, Slimani
    Bouaza, Djellouli
    MICROELECTRONIC ENGINEERING, 2013, 112 : 213 - 219
  • [36] Simulation study on deep nanoscale short channel junctionless SOI FinFETs with triple-gate or double-gate structures
    Xi Liu
    Meile Wu
    Xiaoshi Jin
    Rongyan Chuai
    Jong-Ho Lee
    Journal of Computational Electronics, 2014, 13 : 509 - 514
  • [37] Simulation study on deep nanoscale short channel junctionless SOI FinFETs with triple-gate or double-gate structures
    Liu, Xi
    Wu, Meile
    Jin, Xiaoshi
    Chuai, Rongyan
    Lee, Jong-Ho
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 509 - 514
  • [38] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    SUGII, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948
  • [39] A simple modelling of device speed in double-gate SOI MOSFETs
    Rajendran, K
    Samudra, G
    MICROELECTRONICS JOURNAL, 2000, 31 (04) : 255 - 259
  • [40] The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges
    Subba Rao Suddapalli
    Bheema Rao Nistala
    Journal of Computational Electronics, 2021, 20 : 492 - 502
12345