Transient characteristic analysis of a double-gate dual-strained-channel SOI CMOS

被引：0
|
作者：
Sun, Liwei [1 ]
Gao, Yong [1 ]
Yang, Yuan [1 ]
Liu, Jing [1 ]
机构：
[1] Department of Electronic Engineering, Xi'an University of Technology, Xi'an 710048, China
来源：
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors | 2008年 / 29卷 / 08期
关键词：
Control mechanism - Conversion time - Double gate - Dual-strained-channel - Effective gate length - Novel structures - Strained SiGe - Transient characteristic;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1566 / 1569
相关论文
共 50 条
  • [21] Electron transport in ultrathin double-gate SOI devices
    Gámiz, F
    Roldán, JB
    López-Villanueva, JA
    Jiménez-Molinos, F
    Carceller, JE
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 423 - 427
  • [22] MODELING OF ULTRATHIN DOUBLE-GATE NMOS/SOI TRANSISTORS
    FRANCIS, P
    TERAO, A
    FLANDRE, D
    VANDEWIELE, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (05) : 715 - 720
  • [23] Resonant gate tunneling current in double-gate SOI: A simulation study
    Choi, CH
    Yu, ZP
    Dutton, RW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2579 - 2581
  • [24] Semiconductor thickness effects in the double-gate SOI MOSFET
    Majkusiak, B
    Janik, T
    Walczak, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1127 - 1134
  • [25] An analytical symmetric double-gate SOI MOSFET model
    Jiou, HK
    Jang, SL
    Liu, SS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (06) : 671 - 683
  • [26] Hall effect measurements in double-gate SOI MOSFETs
    Vandooren, A
    Cristoloveanu, S
    Flandre, D
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1793 - 1798
  • [27] Quantum Effects on the Performance of SOI Double-Gate Mosfet
    Samia, Slimani
    Bouaza, Djellouli
    ADVANCED MATERIALS RESEARCH III, 2013, 685 : 185 - +
  • [28] Speed superiority of scaled double-gate CMOS
    Fossum, JG
    Ge, LX
    Chiang, MH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 808 - 811
  • [29] Channel thickness dependency of high-k gate dielectric based double-gate CMOS inverter
    Tayal, Shubham
    Samrat, Pachimatla
    Keerthi, Vadula
    Vandana, Beemanpally
    Gupta, Shikhar
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2020, 11 (03) : 215 - 221
  • [30] Shielded channel double-gate MOSFET: A novel device for reliable nanoscale CMOS applications
    Orouji, AA
    Kumar, MJ
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (03) : 509 - 514
12345