Data packet processing model based on multi-core architecture

被引:0
|
作者
Zhang X. [1 ,2 ]
Yin D. [1 ,2 ]
Qu T. [1 ,2 ]
Liu J. [1 ,2 ]
Liu Y. [1 ,2 ]
机构
[1] School of Computer Science and Engineering, Huaihua University, Huaihua
[2] Key Lab. of Intelligent Contr. Technol. for Wuling-Mountain Ecological Agriculture in Hunan Province, Huaihua
来源
International Journal of Performability Engineering | 2018年 / 14卷 / 07期
关键词
Data packets; Horizontal-based model; Multi-core; Network detection; Tree-based model;
D O I
10.23940/ijpe.18.07.p1.13831390
中图分类号
学科分类号
摘要
According to the characteristics of pipeline structure and multi-core processor structure for packet processing in network detection applications, the horizontal-based parallel architecture model and tree-based parallel architecture model are proposed for packet processing of Snort application. The principle of a tree-based parallel architecture model is to use pipelining and flow-pinning technology to design a processor that is specifically used to capture data packets, and other processors are responsible for other stages of parallel processing of the data packets. The experimental comparison and analysis show that the tree-based parallel architecture model has higher performance on the second-level cache hit ratio, throughput, CPU utilization, and inter-core load balancing compared to the horizontal-based parallel architecture model for packet processing of Snort application. © 2018 Totem Publishers Ltd. All rights reserved.
引用
收藏
页码:1383 / 1390
页数:7
相关论文
共 50 条
  • [41] Migrating a Bare PC Web Server to a Multi-core Architecture
    Chang, Hojin
    Karne, Ramesh
    Wijesinha, Alexander
    PROCEEDINGS 2016 IEEE 40TH ANNUAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSAC), VOL 2, 2016, : 216 - 221
  • [42] Improving Performance of Dense Linear Algebra with Multi-core Architecture
    Abouelfarag, Ahmed A.
    Nouh, Nada Magdy
    ElShenawy, Marwa
    2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 870 - 874
  • [43] Multi-core Programming Model based on Aspect-Oriented Programming
    Tong, Li
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 6175 - 6178
  • [44] A Decomposition-Based Approach for Scalable Many-Field Packet Classification on Multi-core Processors
    Qu, Yun R.
    Zhou, Shijie
    Prasanna, Viktor K.
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (06) : 965 - 987
  • [45] A heterogeneous multi-core processor architecture for high performance computing
    Guo, Jianjun
    Dai, Kui
    Wang, Zhiying
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 359 - 365
  • [46] Experience on Comparison of Operating Systems Scalability on the Multi-core Architecture
    Cui, Yan
    Wang, Yingxin
    Chen, Yu
    Shi, Yuanchun
    2011 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2011, : 205 - 215
  • [47] Multi-Core Embedded Wireless Sensor Networks: Architecture and Applications
    Munir, Arslan
    Gordon-Ross, Ann
    Ranka, Sanjay
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (06) : 1553 - 1562
  • [48] A Decomposition-Based Approach for Scalable Many-Field Packet Classification on Multi-core Processors
    Yun R. Qu
    Shijie Zhou
    Viktor K. Prasanna
    International Journal of Parallel Programming, 2015, 43 : 965 - 987
  • [49] VERTAF/Multi-Core:A SysML-Based Application Framework for Multi-Core Embedded Software Development
    林朝圣
    吕俊贤
    林尚威
    陈盈如
    熊博安
    Journal of Computer Science & Technology, 2011, 26 (03) : 448 - 462
  • [50] VERTAF/Multi-Core: A SysML-Based Application Framework for Multi-Core Embedded Software Development
    Chao-Sheng Lin
    Chun-Hsien Lu
    Shang-Wei Lin
    Yean-Ru Chen
    Pao-Ann Hsiung
    Journal of Computer Science and Technology, 2011, 26 : 448 - 462