Data packet processing model based on multi-core architecture

被引：0
|
作者：
Zhang X. [1 ,2 ]
Yin D. [1 ,2 ]
Qu T. [1 ,2 ]
Liu J. [1 ,2 ]
Liu Y. [1 ,2 ]
机构：
[1] School of Computer Science and Engineering, Huaihua University, Huaihua
[2] Key Lab. of Intelligent Contr. Technol. for Wuling-Mountain Ecological Agriculture in Hunan Province, Huaihua
来源：
International Journal of Performability Engineering | 2018年 / 14卷 / 07期
关键词：
Data packets; Horizontal-based model; Multi-core; Network detection; Tree-based model;
D O I：
10.23940/ijpe.18.07.p1.13831390
中图分类号：
学科分类号：
摘要：
According to the characteristics of pipeline structure and multi-core processor structure for packet processing in network detection applications, the horizontal-based parallel architecture model and tree-based parallel architecture model are proposed for packet processing of Snort application. The principle of a tree-based parallel architecture model is to use pipelining and flow-pinning technology to design a processor that is specifically used to capture data packets, and other processors are responsible for other stages of parallel processing of the data packets. The experimental comparison and analysis show that the tree-based parallel architecture model has higher performance on the second-level cache hit ratio, throughput, CPU utilization, and inter-core load balancing compared to the horizontal-based parallel architecture model for packet processing of Snort application. © 2018 Totem Publishers Ltd. All rights reserved.
引用
收藏
页码：1383 / 1390
页数：7
相关论文
共 50 条
  • [21] Optimizing Multi-Dimensional Packet Classification for Multi-Core Systems
    Tong Shen
    Da-Fang Zhang
    Gao-Gang Xie
    Xin-Yi Zhang
    Journal of Computer Science and Technology, 2018, 33 : 1056 - 1071
  • [22] HIGH PERFORMANCE DEEP PACKET INSPECTION ON MULTI-CORE PLATFORM
    Cong, Wang
    Morris, Joe
    Wang Xiaojun
    PROCEEDINGS OF 2009 2ND IEEE INTERNATIONAL CONFERENCE ON BROADBAND NETWORK & MULTIMEDIA TECHNOLOGY, 2009, : 619 - 622
  • [23] Performance Analysis of LiDAR Data Processing on Multi-Core CPU and GPU Architectures
    Alzyout, Mohammad S.
    Al Nounou, Abd Alrahman
    Tikkisetty, Yashwanth Naidu
    Alawneh, Shadi
    2024 IEEE 3RD INTERNATIONAL CONFERENCE ON COMPUTING AND MACHINE INTELLIGENCE, ICMI 2024, 2024,
  • [24] A Parallel Dynamic Programming Algorithm on a Multi-core Architecture
    Tan, Guangming
    Sun, Ninghui
    Gao, Guang R.
    SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2007, : 135 - +
  • [25] Performance Enhancement in the Associative Processing of Floating Point Numbers using Multi-core Superscalar Architecture
    Pani, Subhagya
    Saha, Hiranmay
    Chowdhury, Shubhajit Roy
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1195 - +
  • [26] A bridging model for multi-core computing
    Valiant, Leslie G.
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2011, 77 (01) : 154 - 166
  • [27] A compiler for Ladder diagram to multi-core dataflow architecture
    Guo, Jiarong
    Ran, Feng
    Bi, Zhuo
    Xu, Meihua
    MATERIAL SCIENCE AND ENGINEERING TECHNOLOGY, 2012, 462 : 368 - +
  • [28] Automotive embedded software architecture in the multi-core age
    Gai, Paolo
    Violante, Massimo
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [29] Performance Analysis of Hybrid OpenMP/MPI Based on Multi-core Cluster Architecture
    Kotobi, Amjad
    Hamid, Nor Asilah Wati Abdul
    Othman, Mohamed
    Hussin, Masnida
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND TECHNOLOGY (ICCST), 2014,
  • [30] Scalable Many-field Packet Classification on Multi-core Processors
    Qu, Yun R.
    Zhou, Shijie
    Prasanna, Viktor K.
    2013 25TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2013, : 33 - 40
12345