Data packet processing model based on multi-core architecture

被引：0
|
作者：
Zhang X. [1 ,2 ]
Yin D. [1 ,2 ]
Qu T. [1 ,2 ]
Liu J. [1 ,2 ]
Liu Y. [1 ,2 ]
机构：
[1] School of Computer Science and Engineering, Huaihua University, Huaihua
[2] Key Lab. of Intelligent Contr. Technol. for Wuling-Mountain Ecological Agriculture in Hunan Province, Huaihua
来源：
International Journal of Performability Engineering | 2018年 / 14卷 / 07期
关键词：
Data packets; Horizontal-based model; Multi-core; Network detection; Tree-based model;
D O I：
10.23940/ijpe.18.07.p1.13831390
中图分类号：
学科分类号：
摘要：
According to the characteristics of pipeline structure and multi-core processor structure for packet processing in network detection applications, the horizontal-based parallel architecture model and tree-based parallel architecture model are proposed for packet processing of Snort application. The principle of a tree-based parallel architecture model is to use pipelining and flow-pinning technology to design a processor that is specifically used to capture data packets, and other processors are responsible for other stages of parallel processing of the data packets. The experimental comparison and analysis show that the tree-based parallel architecture model has higher performance on the second-level cache hit ratio, throughput, CPU utilization, and inter-core load balancing compared to the horizontal-based parallel architecture model for packet processing of Snort application. © 2018 Totem Publishers Ltd. All rights reserved.
引用
收藏
页码：1383 / 1390
页数：7
相关论文
共 50 条
  • [1] Packet segment offloading and sending mechanism based on multi-core packet processing system
    Yang H.
    Li T.
    Lyu G.
    Quan W.
    Dai H.
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2019, 41 (03): : 36 - 41
  • [2] A Parallel Packet Processing Method On Multi-Core Systems
    Li, Yunchun
    Qiao, Xinxin
    2011 TENTH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES), 2011, : 78 - 81
  • [3] Protocol-Aware Packet Scheduling Algorithm for Multi-Protocol Processing in Multi-Core MPL Architecture
    Zhang, Runzi
    Wang, Jinlin
    Sheng, Yiqiang
    Chen, Xiao
    Ye, Xiaozhou
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (12): : 2837 - 2846
  • [4] A Parallel Packet Processing Runtime System On Multi-Core Network Processors
    Li, Yunchun
    Shan, Lianqiang
    Qiao, Xinxin
    2012 11TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING & SCIENCE (DCABES), 2012, : 67 - 71
  • [5] Thread affinity for buffer management mechanism based on multi-core network packet processing system
    Yang H.
    Chen Y.
    Li T.
    Li S.
    Dai H.
    1600, National University of Defense Technology (38): : 26 - 31
  • [6] High-Performance Packet Classification on Multi-Core Network Processing Platforms
    亓亚烜
    薛一波
    李军
    Tsinghua Science and Technology, 2011, 16 (04) : 432 - 439
  • [7] A reconfigurable processor architecture combining multi-core and reconfigurable processing units
    Yan, Like
    Wu, Binbin
    Wen, Yuan
    Zhang, Shaobin
    Chen, Tianzhou
    TELECOMMUNICATION SYSTEMS, 2014, 55 (03) : 333 - 344
  • [8] A reconfigurable processor architecture combining multi-core and reconfigurable processing units
    Like Yan
    Binbin Wu
    Yuan Wen
    Shaobin Zhang
    Tianzhou Chen
    Telecommunication Systems, 2014, 55 : 333 - 344
  • [9] A Superscalar software architecture model for Multi-Core Processors (MCPs)
    Choi, Gyu Sang
    Das, Chita R.
    JOURNAL OF SYSTEMS AND SOFTWARE, 2010, 83 (10) : 1823 - 1837
  • [10] Multi-core implementation of decomposition-based packet classification algorithms
    Shijie Zhou
    Yun R. Qu
    Viktor K. Prasanna
    The Journal of Supercomputing, 2014, 69 : 34 - 42
12345