共 50 条
- [31] Hardware implementation of the LDPC decoder in the FPGA structure PRZEGLAD ELEKTROTECHNICZNY, 2019, 95 (03): : 58 - 62
- [32] LOW-POWER IMPLEMENTATION OF A HIGH-THROUGHPUT LDPC DECODER FOR IEEE 802.11N STANDARD SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 40 - +
- [34] Comparison of FPGA implementation of LDPC encoder algorithms 2016 6th International Conference - Cloud System and Big Data Engineering (Confluence), 2016, : 603 - 605
- [35] A High-Throughput LDPC Decoder Architecture for High-Rate WPAN Systems 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1311 - 1314
- [36] FPGA Implementation of Full Parallel LDPC Encoder FOURTH SEMINAR ON NOVEL OPTOELECTRONIC DETECTION TECHNOLOGY AND APPLICATION, 2018, 10697
- [38] Design of high-Throughput QC-LDPC Decoder for WiMAX standard 2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
- [39] A Study Into High-Throughput Decoder Architectures For High-Rate LDPC Codes 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 347 - 350
- [40] High-Throughput Low-Power LDPC Decoder and Code Design 2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,