FPGA implementation of high-throughput irregular structured LDPC encoder and decoder

被引：0
|
作者：
Wang, Wenjun
Zhu, Xiaoxuan
Kang, Guixia
Zhang, Ping
机构：
[1] Key Laboratory of Universal Wireless Communications (Ministry of Education), Beijing University of Posts and Telecommunications, Beijing 100876, China
[2] Wireless Technology Innovation Institute, Beijing University of Posts and Telecommunications, Beijing 100876, China
来源：
Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing | 2008年 / 23卷 / SUPPL.期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：113 / 118
相关论文
共 50 条
  • [1] An FPGA implementation of a structured irregular LDPC decoder
    Cao, ZG
    Kang, JY
    Fan, PY
    IEEE 2005 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS PROCEEDINGS, VOLS 1 AND 2, 2005, : 1050 - 1053
  • [2] FPGA implementation of a high-throughput memory-efficient LDPC decoder
    School of Electronic Engineering, Xidian Univ., Xi'an 710071, China
    不详
    Xi'an Dianzi Keji Daxue Xuebao, 2008, 3 (427-432):
  • [3] High-throughput Bit Flipping decoder for structured LDPC codes
    Kalipatnapu, Shantharam
    Chakrabarti, Indrajit
    IET COMMUNICATIONS, 2019, 13 (14) : 2168 - 2172
  • [4] Implementation of encoder and decoder for LDPC codes based on FPGA
    Cheng Kun
    Shen Qi
    Liao Shengkai
    Peng Chengzhi
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2019, 30 (04) : 642 - 650
  • [5] Implementation of encoder and decoder for LDPC codes based on FPGA
    CHENG Kun
    SHEN Qi
    LIAO Shengkai
    PENG Chengzhi
    Journal of Systems Engineering and Electronics, 2019, 30 (04) : 642 - 650
  • [6] Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation
    Karkooti, Marjan
    Radosavljevic, Predrag
    Cavallaro, Joseph R.
    IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 360 - +
  • [7] High Throughput Structured LDPC Layered Decoder
    Nidagundi, Jayashree C.
    Patil, Siddarama R.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 1559 - 1563
  • [8] High-Throughput FPGA-based QC-LDPC Decoder Architecture
    Mhaske, Swapnil
    Kee, Hojin
    Ly, Tai
    Aziz, Ahsan
    Spasojevic, Predrag
    2015 IEEE 82ND VEHICULAR TECHNOLOGY CONFERENCE (VTC FALL), 2015,
  • [9] High-Throughput FPGA-based Emulator for Structured LDPC Codes
    Angarita, Fabian
    Torres, Vicente
    Perez-Pascual, Asuncion
    Valls, Javier
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 404 - 407
  • [10] High-throughput software LDPC decoder on GPU
    Liu, Zhanxian
    Zhao, Ling
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2024, 2024 (01):
12345