Bypassed channels based differentiated service implementation method for network-on-chip

被引：0
作者：
Quan, Li [1 ]
Cheng, Ai-Lian [1 ]
Pan, Yun [1 ]
Ding, Yong [1 ]
Yan, Xiao-Lang [1 ]
机构：
[1] Institute of VLSI Design, Zhejiang University
来源：
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science) | 2013年 / 47卷 / 06期
关键词：
Bypass channels; Low jitter service; Low latency service; Network-on-chip; Qos;
D O I：
10.3785/j.issn.1008-973X.2013.06.005
中图分类号：
学科分类号：
摘要：
An efficient quality-of-service (QoS) method for network-on-chip was proposed to meet the low latency and low jitter transmission requirements of real-time applications in MPSoC (multiprocessing system-on-chip). The method utilizes pre-applying and dynamic scheduling mechanism to appropriately make use of bypass channels in routers. It allocates resources and handles conflicts sensibly according to communication tasks' requirements and priorities. Concretely, the mechanism for low latency transmission service uses flexible bypass and specific virtual channels to forward latency critical messages as soon as possible, while the mechanism for low jitter transmission service employes virtual channel reservation and adaptive routing algorithm to maintain successive transmission and low latency variation of jitter critical messages. Experimental results showed that the average delay of latency-critical messages was reduced by 41% and the average latency difference of burst data was reduced by 39%, compared to the conventional QoS method which only based on priority and specific virtual channel. Thus the proposed method can provide high-quality differentiated service for QoC applications.
引用
收藏
页码：957 / 968
页数：11
相关论文
共 17 条
  • [1] Dally W.J., Towles B., Route packets, not wires: On-chip interconnection networks, Proceeding of the 38th Conference on Design Automation, pp. 684-689, (2001)
  • [2] Li B., Zhao L., Iyer R., Et al., CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs, Journal of Parallel and Distributed Computing, 71, 5, pp. 700-713, (2011)
  • [3] Pasricha S., Dutt N., On-Chip Communication Architectures: System on Chip Interconnect, (2008)
  • [4] Radulescu A., Dielissen J., Pestana S., Et al., An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24, 1, pp. 4-16, (2005)
  • [5] Millberg M., Nilsson E., Thid R., Et al., Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip, Design, Automation and Test in Europe, 2004, pp. 890-895, (2004)
  • [6] Bjerregaard T., Sparso J., A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip, Design, Automation and Test in Europe, 2005, pp. 1226-1231, (2005)
  • [7] Weber W., Chou J., Swarbrick I., Et al., A quality-of-service mechanism for interconnection networks in system-on-chips, Design, Automation and Test in Europe, 2005, pp. 1232-1237, (2005)
  • [8] Bolotin E., Cidon I., Ginosar R., Et al., QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: The EUROMICRO Journal, 50, 2, pp. 105-128, (2004)
  • [9] Kumar A., Peh L.S., Kundu P., Et al., Express virtual channels: Towards the ideal interconnection fabric, International Symposium on Computer Architecture 2007, pp. 150-161, (2007)
  • [10] Kumar A., Kundu P., Singh A.P., Et al., A 4.6T bits/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS, 25th International Conference on Computer Design, pp. 63-70, (2007)
12