Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder

被引：0

作者：

Department of Computer Science and Engineering, University of South Florida, United States ^{[1
]}

不详 ^{[2
]}

不详 ^{[3
]}

机构：

[1] Thapliyal, Himanshu

[2] Jayashree, H.V.

[3] Nagamani, A.N.

[4] Arabnia, Hamid R.

来源：

Thapliyal, H. (hthapliy@cse.usf.edu) | 1600年 / Springer Verlag卷 / 7420期

关键词：

Adders - Computation theory - Computer circuits - Logic gates;

D O I：

10.1007/978-3-642-35840-1-4

中图分类号：

学科分类号：

摘要：

Reversible logic is playing a significant role in quantum computing as quantum operations are unitary in nature. Quantum computer performs computation at an atomic level; thereby doing high performance computations beyond the limits of the conventional computing systems. Reversible arithmetic units such as adders, subtractors, multipliers form the essential component of a quantum computing system. Among the adder designs, carry look-ahead is widely used in high performance computing due to its O (log n) depth. In this work, we present improved designs of both in-place and out-of-place reversible carry look-ahead adder proposed in [1]. The proposed designs utilize the properties of the reversible Peres gate and the TR gate to optimize the logic depth, quantum cost and gate count compared to the existing designs proposed in [1]. Both the improved designs assume no input carry (C0=0). While the first approach makes use of ancilla bits to store the sum outputs, the second approach stores the sum outputs in one of the input locations. © 2013 Springer-Verlag Berlin Heidelberg.

引用