Novel architectures, parallelism rule the roost in digital circuits

被引：0
作者：
机构：
来源：
Bursky, D. | 2000年 / Penton Publishing Co.卷 / 48期
关键词：
Digital circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
There is no abstract available for the item entitled Novel architectures, parallelism rule the roost in digital circuits.
引用
收藏
相关论文
共 50 条
  • [41] Deep transfer learning approach for digital circuits vulnerability analysis
    Rahimifar, M. M.
    Jahanirad, H.
    Fathi, M.
    EXPERT SYSTEMS WITH APPLICATIONS, 2024, 237
  • [42] Effect of logic family on radiated emissions from digital circuits
    Robinson, MP
    Benson, TM
    Christopoulos, C
    Dawson, JF
    Ganley, MD
    Marvin, AC
    Porter, SJ
    Thomas, DWP
    Turner, JD
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 1998, 40 (03) : 288 - 293
  • [43] Diagnosis and correction of multiple logic design errors in digital circuits
    Chung, PY
    Hajj, IN
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 233 - 237
  • [44] Optimisation of digital circuits using quantum ant colony algorithm
    Ghosh, B.
    Chakravarty, D.
    Akram, M.W.
    Australian Journal of Electrical and Electronics Engineering, 2014, 11 (01) : 17 - 21
  • [45] SYNCHRONIZATION CIRCUIT FOR ADDITION OF 2 ASYNCHRONOUSLY CHANGING DIGITAL VALUES IN DIGITAL MOTOR CONTROL-CIRCUITS
    BROWN, GM
    SZABADOS, B
    ELECTRONICS LETTERS, 1991, 27 (15) : 1313 - 1314
  • [46] Test method for crosstalk-induced delay faults in digital circuits
    Pan Zhongliang
    Chen Ling
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 434 - 437
  • [47] Test method based on neural network for crosstalk faults in digital circuits
    Pan Zhongliang
    Chen Ling
    Zhang Guangzhao
    FIFTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, 2009, 7133
  • [48] Evolutionary Design of Transistor Level Digital Circuits Using Discrete Simulation
    Mrazek, Vojtech
    Vasicek, Zdenek
    GENETIC PROGRAMMING (EUROGP 2015), 2015, 9025 : 66 - 77
  • [49] Design and Analysis of Digital Circuits using Quantum Cellular Automata and Verilog
    Nanditha, V. M.
    Rao, Sanath U.
    Murali, Manasa
    Swathi, R.
    Chethana, K.
    PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM-2020), 2019, : 205 - 210
  • [50] Automatic Transpiler that Efficiently Converts Digital Circuits to a Neural Network Representation
    Patel, Devdhar
    Gavier, Ignacio
    Russell, Joshua
    Malinsky, Andrew
    Rietman, Edward
    Siegelmann, Hava
    2022 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2022,
12345