Novel architectures, parallelism rule the roost in digital circuits

被引：0
|
作者：
机构：
来源：
Bursky, D. | 2000年 / Penton Publishing Co.卷 / 48期
关键词：
Digital circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
There is no abstract available for the item entitled Novel architectures, parallelism rule the roost in digital circuits.
引用
收藏
相关论文
共 50 条
  • [31] A Design of Boundary Scan Test Controller for Digital Circuits
    Xu Lei
    Chen Shengjian
    Wang Yu
    Wang Jinyang
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 356 - 360
  • [32] Ground bounce modelling for digital gigascale integrated circuits
    Pons, M.
    Martorell, F.
    Aragones, X.
    Moll, F.
    Rubio, A.
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 305 - 309
  • [33] A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits
    Mirzaie, Nahid
    Rohrer, Ron
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 5025 - 5031
  • [34] Exploiting Parallelism and Heterogeneity in a Radiation Effects Test Vehicle for Efficient Single-Event Characterization of Nanoscale Circuits
    Kauppila, J. S.
    Maharrey, J. A.
    Harrington, R. C.
    Haeffner, T. D.
    Nsengiyumva, P.
    Ball, D. R.
    Sternberg, A. L.
    Zhang, E. X.
    Bhuva, B. L.
    Massengill, L. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 486 - 494
  • [35] Real-Time Downsampling in Digital Storage Oscilloscopes With Multichannel Architectures
    Napoli, Ettore
    Zacharelos, Efstratios
    D'Arco, Mauro
    Maria Strollo, Antonio Giuseppe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (10) : 4142 - 4155
  • [36] A method for microprocessor external digital circuits using programmable devices
    Wajs, W
    Kowalczyk, M
    Warejko, K
    PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 59 - 63
  • [37] A New User-Friendly ATPG Platform for Digital Circuits
    Lipovsky, M.
    Svarc, J.
    Gramatova, E.
    Fiser, P.
    2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2016, : 210 - 213
  • [38] Formal verification of digital circuits using symbolic model checking
    Casar, A
    Brezocnik, Z
    Kapus, T
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (03): : 153 - 160
  • [39] Reverse Engineering Digital Circuits Using Structural and Functional Analyses
    Subramanyan, Pramod
    Tsiskaridze, Nestan
    Li, Wenchao
    Gascon, Adria
    Tan, Wei Yang
    Tiwari, Ashish
    Shankar, Natarajan
    Seshia, Sanjit A.
    Malik, Sharad
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2014, 2 (01) : 63 - 80
  • [40] Design of Tunnel FET based Low Power Digital Circuits
    Kamal, Akhila
    Bindu, B.
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
12345