Power-optimal encoding for DRAM address bus

被引：0
|
作者：
机构：
[1] Cheng, Wei-Chung
[2] Pedram, Massoud
来源：
Cheng, Wei-Chung | 2000年 / IEEE, Piscataway, NJ, United States卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] A novel bus encoding technique for low power VLSI
    Natesan, J
    Radhakrishnan, D
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 54 - 59
  • [42] A class of irredundant encoding techniques for reducing bus power
    Aghaghiri, Y
    Fallah, F
    Pedram, M
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (05) : 445 - 457
  • [43] Low power bus encoding with crosstalk delay elimination
    Lyuh, CG
    Kim, T
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 389 - 393
  • [44] A Probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations
    Wason, V
    Banerjee, K
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 131 - 136
  • [45] Power-Optimal Distributed Beamforming for Multi-Carrier Asynchronous Bidirectional Relay Networks
    Kiani, Sharareh
    ShahbazPanahi, Shahram
    Dong, Min
    Boudreau, Gary
    IEEE TRANSACTIONS ON SIGNAL AND INFORMATION PROCESSING OVER NETWORKS, 2021, 7 : 114 - 129
  • [46] A Lossless Frame Recompression Scheme for Reducing DRAM Power in Video Encoding
    Bao, Xuena
    Zhou, Dajiang
    Goto, Satoshi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 677 - 680
  • [47] Low power techniques for address encoding and memory allocation
    Cheng, WC
    Pedram, M
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 245 - 250
  • [48] An optimization of bus interconnects pitch for Low-power and reliable bus encoding schemea
    Komatsu, Satoshi
    Fujita, Masahiro
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1723 - +
  • [49] Generating Power-optimal Standard Cell Library Specification Using Neural Network Technique
    Lim, S. H.
    Lim, Y. W.
    Mashohor, S.
    Kamsani, N. A.
    Sidek, R. M.
    Hashim, S. J.
    Rokhani, F. Z.
    2017 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA), 2017, : 101 - 104
  • [50] Power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets
    Li, RM
    Zhou, D
    Liu, J
    Zeng, X
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (12) : 1915 - 1924
12345