共 50 条
- [1] Power-optimal encoding for DRAM address bus ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 250 - 252
- [4] Irredundant address bus encoding for low power ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 182 - 187
- [5] Low-power data address bus encoding method CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 204 - 210
- [7] Address bus encoding techniques for system-level power optimization DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 861 - 866
- [9] Address bus encoding of low power dissipation based on adaptive reordering Hsi An Chiao Tung Ta Hsueh, 2006, 4 (394-397):