Research progress of low-power superconducting integrated circuits

被引：0
作者：
Yamanashi Y. [1 ]
Takeuchi N. [2 ]
Yoshikawa N. [1 ]
机构：
[1] Faculty of Engineering, Yokohama National University, 79-5, Tokiwadai, Hodogaya-ku, Yokohama
[2] Institute of Advanced Sciences, Yokohama National University, 79-5, Tokiwadai, Hodogaya-ku, Yokohama
来源：
Yamanashi, Yuki (yamanasi@ynu.ac.jp) | 1600年 / Institute of Electrical Engineers of Japan卷 / 136期
关键词：
Integrated circuit; Josephson junction; Single flux quantum circuit; Superconductivity;
D O I：
10.1541/ieejfms.136.734
中图分类号：
学科分类号：
摘要：
Recently, several new ultra-low-power superconducting circuits, which can contribute to drastic improvement of power efficiency of information processing, have been proposed and implemented. These power-efficient superconducting circuits can be divided into dc-biased and ac-biased circuits. This paper overviews the current status of the development of power-efficient superconducting digital circuit technologies mentioning our researches mainly. Moreover, hybridization of dc-biased and ac-biased superconducting circuits is discussed for building low-power and high-performance digital information processing systems. © 2016 The Institute of Electrical Engineers of Japan.
引用
收藏
页码：734 / 739
页数：5
相关论文
共 22 条
  • [1] The Green 500 List
  • [2] Likharev K.K., Semenov V.K., RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems, IEEE Trans. Appl. Supercond, 1, 1, pp. 3-28, (1991)
  • [3] Nakajima K., Mizusawa H., Sugahara H., Sawada Y., Phase Mode Josephson Computer System, IEEE Trans. Appl. Supercond, 1, 1, pp. 29-36, (1991)
  • [4] Takagi N., Murakami K., Fujimaki A., Yoshikawa N., Inoue K., Honda H., Proposal of a desk-side supercomputer with reconfigurable data-paths using rapid single-flux-quantum circuits, IEICE Trans. Electron, 91 E, 3, pp. 350-355, (2008)
  • [5] Holmes D.S., Ripple A.L., Manheimer M.A., Energy-Efficient Superconducting Computing-Power Budgets and Requirements, IEEE Trans. Appl. Supercond, 23, 3, (2013)
  • [6] Kameda Y., Hashimoto Y., Yorozu S., Design and Demonstration of a 4×4 SFQ Network Switch Prototype System and 10-Gbps Bit-Error-Rate Measurement, IEICE Trans. Electron, E91-C, 3, pp. 333-341, (2008)
  • [7] Yoshikawa N., Kato Y., Reduction of power consumption of RSFQ circuits by inductance-load biasing, Supercond. Sci. Technol, 12, pp. 918-920, (1999)
  • [8] Yamanashi Y., Nishigai T., Yoshikawa N., Study of LR-loading technique for low-power single flux quantum circuits, IEEE Trans. Appl. Supercond, 17, 2, pp. 150-153, (2007)
  • [9] Ortlepp T., Wetzstein O., Engert S., Kunert J., Toepfer H., Reduced Power Consumption in Superconducting Electronics, IEEE Trans. Appl. Supercond, 21, 3, pp. 770-775, (2013)
  • [10] Tsutsumi R., Sato K., Yamanashi Y., Yoshikawa N., Improvement of Operation Speed of LR-Biased Low-Power Single Flux Quantum Circuits by Introduction of Dynamic Resetting of Bias Currents, IEEE Trans. Appl. Supercond
123