Emerging flip chip and WL-CSP technologies

被引：0
|
作者：
Lanzone, Bob [1 ]
机构：
[1] Unitive Adv. Semiconductor Packaging, 4512 S. Miami Blvd., Res. Triangle Park, NC 27709-4584, United States
来源：
SMT Surface Mount Technology Magazine | 2002年 / 15卷 / 08期
关键词：
Chip scale packages - Curing - Dielectric materials - Electroplating - Integrated circuit manufacture - Masks - Soldering;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The use of flip chip and wafer-level chip scale packaging (WL-CSP) techniques in providing reliable interconnect and packaging technologies was presented. The large solder spheres for WL-CSP was created using electroplating methods which employs photoimageable stencil to create the plating mask or template. It is shown that the flip chip and WL-CSP technique meets the requirement for smaller, faster and cheaper alternatives for a broad array of applications.
引用
收藏
页码：44 / 46
相关论文
共 50 条
  • [31] Bump formation for flip chip and CSP by solder paste printing
    Kloeser, J
    Coskina, P
    Aschenbrenner, R
    Reichl, H
    MICROELECTRONICS RELIABILITY, 2002, 42 (03) : 391 - 398
  • [32] A low cost bumping process for flip chip and CSP applications
    Kloeser, J
    Coskina, P
    Jung, E
    Ostmann, A
    Aschenbrenner, R
    Reichl, H
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 1 - 7
  • [33] EGA, flip-chip and CSP solder joint reliability
    Clech, JP
    MICRO MATERIALS, PROCEEDINGS, 2000, : 153 - 158
  • [34] Flip chip technologies and their applications in MEMS packaging
    Wang, HY
    Bai, YL
    INTERNATIONAL JOURNAL OF NONLINEAR SCIENCES AND NUMERICAL SIMULATION, 2002, 3 (3-4) : 433 - 436
  • [35] The underfIll processing technologies for flip chip packaging
    Chai, K
    Wu, L
    POLYTRONIC 2001, PROCEEDINGS, 2001, : 119 - 123
  • [36] Low cost flip chip bumping technologies
    Wong, CL
    How, J
    PROCEEDINGS OF THE 1997 1ST ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, 1997, : 244 - 250
  • [37] Emerging challenges of underfill for flip chip application
    Chen, T
    Wang, JL
    Lu, DQ
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 175 - 179
  • [38] Electronics packaging technology update: EGA, CSP, DCA, and flip chip
    Lau, JH
    1ST 1997 IEMT/IMC SYMPOSIUM, 1997, : 32 - 36
  • [39] Flip chip underfill reliability of CSP during IR reflow soldering
    Ohshima, Y
    Nakazawa, T
    Doi, K
    Aoki, H
    Hiruta, Y
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 124 - 128
  • [40] Flip Chip CSP Assembly with Cu Pillar Bump and Molded Underfill
    Sun, Peng
    Xu, Chen
    Liu, Jun
    Geng, Fei
    Cao, Liqiang
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 807 - 811
12345