Emerging flip chip and WL-CSP technologies

被引：0
|
作者：
Lanzone, Bob [1 ]
机构：
[1] Unitive Adv. Semiconductor Packaging, 4512 S. Miami Blvd., Res. Triangle Park, NC 27709-4584, United States
来源：
SMT Surface Mount Technology Magazine | 2002年 / 15卷 / 08期
关键词：
Chip scale packages - Curing - Dielectric materials - Electroplating - Integrated circuit manufacture - Masks - Soldering;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The use of flip chip and wafer-level chip scale packaging (WL-CSP) techniques in providing reliable interconnect and packaging technologies was presented. The large solder spheres for WL-CSP was created using electroplating methods which employs photoimageable stencil to create the plating mask or template. It is shown that the flip chip and WL-CSP technique meets the requirement for smaller, faster and cheaper alternatives for a broad array of applications.
引用
收藏
页码：44 / 46
相关论文
共 50 条
  • [1] Wafer-level chip size package (WL-CSP)
    Töpper, M
    Fehlberg, S
    Scherpinski, K
    Karduck, C
    Glaw, V
    Heinricht, K
    Coskina, P
    Ehrmann, O
    Reichl, H
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 233 - 238
  • [2] Wafer level chip scale packaging (WL-CSP): An overview
    Garrou, P
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 198 - 205
  • [3] Microwave operation of on-chip antenna embedded in WL-CSP
    Abe, H
    Sato, M
    Itoi, K
    Kawai, S
    Tanaka, T
    Hayashi, T
    Saitoh, Y
    Ito, T
    2005 IEEE INTERNATIONAL WORKSHOP ON ANTENNA TECHNOLOGY: SMALL ANTENNAS NOVEL METAMATERIALS, PROCEEDINGS, 2005, : 147 - 150
  • [4] Design and reliability of a new WL-CSP
    Wetz, L
    Keser, B
    White, J
    2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 : 211 - 215
  • [5] On-chip high-Q solenoid inductors embedded in WL-CSP
    Itoi, K
    Sato, M
    Abe, H
    Ito, H
    Sugawara, H
    Okada, K
    Masu, K
    Ito, T
    PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 105 - 108
  • [6] Improvement in WL-CSP reliability by wafer thinning
    Wetz, L
    White, J
    Keser, B
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 853 - 856
  • [7] Reliability of wafer level chip scale packages (WL-CSP) under dynamic loadings
    Lee, Yeong J.
    Crosbie, Paul
    Brown, Matt
    Zbrzezny, Adam
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1782 - +
  • [8] Encapsulant materials and processes for wafer level-chip scale packaging (WL-CSP)
    Tong, Q
    Ma, B
    Hong, S
    Nguyen, L
    Nguyen, H
    Negasi, A
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1366 - 1372
  • [9] Parametric Design Study for Minimized Warpage of WL-CSP
    Hong, Jupyo
    Gao, Shan
    Park, Seoungwook
    Moon, SeonHee
    Baek, Jonghwan
    Choi, Seogmoon
    Yi, Sung
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 187 - 191
  • [10] Flip chip, CSP and WLP technologies: A reliability perspective
    Quinones, H
    Babiarz, A
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (04): : 247 - 251
12345