Random walk based power pads assignment algorithm

被引：0
作者：
Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China [1 ]
机构：
[1] Department of Information Science and Electronic Engineering, Zhejiang University
来源：
Zhejiang Daxue Xuebao (Gongxue Ban) | 2008年 / 6卷 / 943-948期
关键词：
Macro-model; Power grid; Power pads assignment; Random walk; Successive pad assignment;
D O I：
10.3785/j.issn.1008-973X.2008.06.009
中图分类号：
学科分类号：
摘要：
A random-walk-based algorithm for power pads assignment was proposed to minimize the on-die power grid (IR) voltage drop. This algorithm firstly used the evaluation function of nodes' power requirement deduced through random walk method to determine part of the power pads and remove part of the candidate nodes in order to decrease the searching room. Then a macro-model was built by using the observation nodes and candidate nodes of power pads as the ports to reduce the circuit size to the scale of the sum of observation nodes and candidate nodes. The remained power pads were assigned using successive pad assignment method. The algorithm efficiently calculated the worst voltage of the observation nodes with the random walk method combined with a sliding window". Simulations of different power grids indicate that the proposed algorithm performs well in accuracy and efficiency and can make a good trade-off between them."
引用
收藏
页码：943 / 948
页数：5
相关论文
共 8 条
  • [1] Qing K.Z., Power Distribution Network Design for VLSI, pp. 87-89, (2004)
  • [2] Zhao M., Panda R.V., Sapatnekar S.S., Et al., Hierarchical analysis of power distribution networks, IEEE Transactions on Computer-Aided Design, 21, 2, pp. 159-168, (2002)
  • [3] Qian H.F., Nassif S.R., Sapatnekar S.S., Power grid analysis using random walks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24, 8, pp. 1204-1224, (2005)
  • [4] Qian H.F., Sapatnekar S.S., Hierarchical random-walk algorithms for power grid analysis, Proceedings of Asia and South Pacific Design Automation Conference, pp. 499-504, (2004)
  • [5] Su H.H., Acar E., Nassif S.R., Power grid reduction based on algebraic multigrid principles, Proceedings of the 40th DAC, pp. 109-112, (2003)
  • [6] Zhao M., Fu Y.H., Vladimir Z., Et al., Optimal placement of power supply pads and pins, IEEE Proceedings of the 38th DAC, pp. 559-562, (2001)
  • [7] Takashi S., Masanori H., Hidetoshi O., Successive pad assignment algorithm to optimize number and location of power supply pad using incremental matrix inversion, IEEE ASP-DAC, pp. 63-68, (2004)
  • [8] Aishwarya D., P/G pad placement optimization: Problem formulation for best IR drop, IEEE ISQED'05, pp. 340-345, (2005)
1