Queuing Ports for Mesh Based Many-Core Processors

被引：1
|
作者：
Villaescusa D.G. [1 ]
Rivas M.A. [1 ]
Harbour M.G. [1 ]
机构：
[1] University of Cantabria, Avenida de los Castros S/N, Santander
来源：
Ada User Journal | 2021年 / 42卷 / 3-4期
关键词：
epiphany; M2OS; many-core; queuing-port; task synchronization;
D O I：
10.1145/3530801.3530804
中图分类号：
O211 [概率论（几率论、或然率论）];
学科分类号：
摘要：
This paper presents the implementation of Queuing Ports, a blocking communication protocol developed for many-core architectures that perform a synchronized communication between cores without the need of polling. This implementation has been performed on M2OS-mc, a Real-Time Operating System (RTOS) that has already been tested in the Epiphany processor. The extension presented is based on the ARINC-653’s Queuing Port communication primitive and gives an alternative to the implementation based in the ARINC-653’s Sampling Port communication primitive previously developed.1. © 2021, Ada-Europe. All rights reserved.
引用
收藏
页码：189 / 192
页数：3
相关论文
共 50 条
  • [41] Distributed SDN Architecture for NoC-based Many-core SoCs
    Ruaro, Marcelo
    Velloso, Nedison
    Jantsch, Axel
    Moraes, Fernando G.
    PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,
  • [42] Analytical memory bandwidth model for many-core processor based systems
    Lee, Hyuk-Jun
    Cho, Woo-Cheol
    Chung, Eui-Young
    IEICE ELECTRONICS EXPRESS, 2012, 9 (18): : 1461 - 1466
  • [43] NoC-based Many-Core Processor Using CUSPARC Architecture
    Soliman, Muhammad R.
    Fahmy, Hossam A. H.
    Habib, S. E. -D.
    2014 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2014, : 84 - 87
  • [44] BLOCK-BASED HARDWARE SCHEDULER DESIGN ON MANY-CORE ARCHITECTURE
    Ju, Lihan
    Pan, Ping
    Quan, Baixing
    Chen, Tianzhou
    Wu, Minghui
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 814 - 819
  • [45] Using Many-Core Architectural Templates for FPGA-based Computing
    Lin, Mingjie
    Cheng, Shaoyi
    Lebedev, Ilia
    Wawrzynek, John
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 281 - 281
  • [46] System management recovery in NoC-based many-core systems
    Fochi, Vinicius
    Caimi, Luciano L.
    da Silva, Marcelo H.
    Moraes, Fernando Gehm
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 106 (01) : 85 - 98
  • [47] An MPI Library implementing Direct Communication for Many-Core based Accelerators
    Si, Min
    Ishikawa, Yutaka
    2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), 2012, : 1527 - 1528
  • [48] Performance of a Hardware Scheduler for Many-Core Architecture
    Avron, Itai
    Ginosar, Ran
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 151 - 160
  • [49] Application Suitability Assessment for Many-Core Targets
    Newburn, Chris J.
    Sukha, Jim
    Sharapov, Ilya
    Nguyen, Anthony D.
    Miao, Chyi-Chang
    HIGH PERFORMANCE COMPUTING, ISC HIGH PERFORMANCE 2016 INTERNATIONAL WORKSHOPS, 2016, 9945 : 319 - 338
  • [50] Reconfigurable Many-Core Processor with Cache Coherence
    Han, Xing
    Jiang, Jiang
    Fu, Yuzhuo
    Wang, Chang
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2013, 2013, 396 : 198 - 207
12345