Queuing Ports for Mesh Based Many-Core Processors

被引：1
|
作者：
Villaescusa D.G. [1 ]
Rivas M.A. [1 ]
Harbour M.G. [1 ]
机构：
[1] University of Cantabria, Avenida de los Castros S/N, Santander
来源：
Ada User Journal | 2021年 / 42卷 / 3-4期
关键词：
epiphany; M2OS; many-core; queuing-port; task synchronization;
D O I：
10.1145/3530801.3530804
中图分类号：
O211 [概率论（几率论、或然率论）];
学科分类号：
摘要：
This paper presents the implementation of Queuing Ports, a blocking communication protocol developed for many-core architectures that perform a synchronized communication between cores without the need of polling. This implementation has been performed on M2OS-mc, a Real-Time Operating System (RTOS) that has already been tested in the Epiphany processor. The extension presented is based on the ARINC-653’s Queuing Port communication primitive and gives an alternative to the implementation based in the ARINC-653’s Sampling Port communication primitive previously developed.1. © 2021, Ada-Europe. All rights reserved.
引用
收藏
页码：189 / 192
页数：3
相关论文
共 50 条
  • [31] Profiling a Many-core Neuromorphic Platform
    Sugiarto, Indar
    Plana, Luis A.
    Temple, Steve
    Bhattacharya, Basabdatta S.
    Furber, Steve B.
    Camilleri, Patrick
    2017 11TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT 2017), 2017,
  • [32] Defragmentation of Tasks in Many-Core Architecture
    Pathania, Anuj
    Venkataramani, Vanchinathan
    Shafique, Muhammad
    Mitra, Tulika
    Henkel, Joerg
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (01)
  • [33] New Thermal-Aware Voltage Island Formation for 3D Many-Core Processors
    Hong, Hyejeong
    Lim, Jaeil
    Lim, Hyunyul
    Kang, Sungho
    ETRI JOURNAL, 2015, 37 (01) : 118 - 127
  • [34] Cashmere: Heterogeneous Many-Core Computing
    Hijma, Pieter
    Jacobs, Ceriel J. H.
    van Nieuwpoort, Rob V.
    Bal, Henri E.
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2015, : 135 - 145
  • [35] Scalable High-Performance Parallel Design for Network Intrusion Detection Systems on Many-Core Processors
    Jiang, Haiyang
    Zhang, Guangxing
    Xie, Gaogang
    Salamatian, Kave
    Mathy, Laurent
    2013 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS), 2013, : 137 - 146
  • [36] On the Use of a Many-core Processor for Computational Fluid Dynamics Simulations
    Raase, Sebastian
    Nordstrom, Tomas
    INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, ICCS 2015 COMPUTATIONAL SCIENCE AT THE GATES OF NATURE, 2015, 51 : 1403 - 1412
  • [37] RBPP: A Row Based DRAM Page Policy for the Many-core Era
    Shen, Xiaowei
    Song, Fenglong
    Meng, Haibo
    An, Shuqian
    Zhang, Zhimin
    2014 20TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2014, : 999 - 1004
  • [38] System management recovery in NoC-based many-core systems
    Vinicius Fochi
    Luciano L. Caimi
    Marcelo H. da Silva
    Fernando Gehm Moraes
    Analog Integrated Circuits and Signal Processing, 2021, 106 : 85 - 98
  • [39] DAG Scheduling Algorithm for a Cluster-Based Many-Core Architecture
    Kitagawa, Yuto
    Ishigooka, Tasuku
    Azumi, Takuya
    2018 IEEE 16TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2018), 2018, : 150 - 157
  • [40] Particle Swarm Algorithm Based Task Scheduling for Many-Core Systems
    Lu Junliang
    Hu Wei
    Shen Huan
    Li Yaxin
    Liu Jing
    PROCEEDINGS OF THE 2017 12TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2017, : 1860 - 1864
12345