Queuing Ports for Mesh Based Many-Core Processors

被引：1
|
作者：
Villaescusa D.G. [1 ]
Rivas M.A. [1 ]
Harbour M.G. [1 ]
机构：
[1] University of Cantabria, Avenida de los Castros S/N, Santander
来源：
Ada User Journal | 2021年 / 42卷 / 3-4期
关键词：
epiphany; M2OS; many-core; queuing-port; task synchronization;
D O I：
10.1145/3530801.3530804
中图分类号：
O211 [概率论（几率论、或然率论）];
学科分类号：
摘要：
This paper presents the implementation of Queuing Ports, a blocking communication protocol developed for many-core architectures that perform a synchronized communication between cores without the need of polling. This implementation has been performed on M2OS-mc, a Real-Time Operating System (RTOS) that has already been tested in the Epiphany processor. The extension presented is based on the ARINC-653’s Queuing Port communication primitive and gives an alternative to the implementation based in the ARINC-653’s Sampling Port communication primitive previously developed.1. © 2021, Ada-Europe. All rights reserved.
引用
收藏
页码：189 / 192
页数：3
相关论文
共 50 条
  • [21] Many-Core Event Evaluation
    Marvie, Jean-Eudes
    Hirtzlin, Patrice
    Gautron, Pascal
    WEB3D 2013: 18TH INTERNATIONAL CONFERENCE ON 3D WEB TECHNOLOGY, 2013, : 181 - 189
  • [22] AAlign: A SIMD Framework for Pairwise Sequence Alignment on x86-based Multi- and Many-core Processors
    Hou, Kaixi
    Wang, Hao
    Feng, Wu-chun
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 780 - 789
  • [23] Designing Fast Architecture-Sensitive Tree Search on Modern Multicore/Many-Core Processors
    Kim, Changkyu
    Chhugani, Jatin
    Satish, Nadathur
    Sedlar, Eric
    Nguyen, Anthony D.
    Kaldewey, Tim
    Lee, Victor W.
    Brandt, Scott A.
    Dubey, Pradeep
    ACM TRANSACTIONS ON DATABASE SYSTEMS, 2011, 36 (04):
  • [24] SEE Error-Rate Evaluation of an Application Implemented in COTS Multicore/Many-Core Processors
    Ramos, Pablo
    Vargas, Vanessa
    Baylac, Maud
    Zergainoh, Nacer-Eddine
    Velazco, Raoul
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (08) : 1879 - 1886
  • [25] Round-trip latency prediction for memory access fairness in mesh-based many-core architectures
    Li, Yang
    Chen, Xiaowen
    Zhao, Xiaohui
    Yang, Yong
    Liu, Hengzhu
    IEICE ELECTRONICS EXPRESS, 2014, 11 (24): : 1 - 9
  • [26] MANY-TASK COMPUTING ON MANY-CORE ARCHITECTURES
    Valero-Lara, Pedro
    Nookala, Poornima
    Pelayo, Fernando L.
    Jansson, Johan
    Dimitropoulos, Serapheim
    Raicu, Ioan
    SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2016, 17 (01): : 33 - 46
  • [27] Thermal-aware dynamic voltage frequency scaling for many-core processors under process variations
    Hong, Hyejeong
    Lim, Jaeil
    Lim, Hyunyul
    Kang, Sungho
    IEICE ELECTRONICS EXPRESS, 2013, 10 (14):
  • [28] Skeletons for multi/many-core systems
    Aldinucci, Marco
    Danelutto, Marco
    Kilpatrick, Peter
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 265 - 272
  • [29] Many-Core Sustainability by Pragma Directives
    Kucher, Andreas
    Haase, Gundolf
    LARGE-SCALE SCIENTIFIC COMPUTING, LSSC 2013, 2014, 8353 : 448 - 456
  • [30] Design of Direct Communication Facility for Many-Core based Accelerators
    Si, Min
    Ishikawa, Yutaka
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 924 - 929
12345