Queuing Ports for Mesh Based Many-Core Processors

被引：1
|
作者：
Villaescusa D.G. [1 ]
Rivas M.A. [1 ]
Harbour M.G. [1 ]
机构：
[1] University of Cantabria, Avenida de los Castros S/N, Santander
来源：
Ada User Journal | 2021年 / 42卷 / 3-4期
关键词：
epiphany; M2OS; many-core; queuing-port; task synchronization;
D O I：
10.1145/3530801.3530804
中图分类号：
O211 [概率论（几率论、或然率论）];
学科分类号：
摘要：
This paper presents the implementation of Queuing Ports, a blocking communication protocol developed for many-core architectures that perform a synchronized communication between cores without the need of polling. This implementation has been performed on M2OS-mc, a Real-Time Operating System (RTOS) that has already been tested in the Epiphany processor. The extension presented is based on the ARINC-653’s Queuing Port communication primitive and gives an alternative to the implementation based in the ARINC-653’s Sampling Port communication primitive previously developed.1. © 2021, Ada-Europe. All rights reserved.
引用
收藏
页码：189 / 192
页数：3
相关论文
共 50 条
  • [1] Federated Scheduling in Clustered Many-core Processors
    Koike, Ryotaro
    Azumi, Takuya
    PROCEEDINGS OF THE 2021 IEEE/ACM 25TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED SIMULATION AND REAL TIME APPLICATIONS (DS-RT 2021), 2021,
  • [2] Partition-Based Hardware Transactional Memory for Many-Core Processors
    Liu, Yi
    Zhang, Xinwei
    Wang, Yonghui
    Qian, Depei
    Chen, Yali
    Wu, Jin
    NETWORK AND PARALLEL COMPUTING, NPC 2013, 2013, 8147 : 308 - 321
  • [3] Response-time analysis of mesh-based many-core systems
    Villaescusa, David Garcia
    Rivas, Mario Aldea
    Harbour, Michael Gonzalez
    JOURNAL OF SYSTEMS ARCHITECTURE, 2023, 134
  • [4] Threaded Dynamic Memory Management in Many-Core Processors
    Herrmann, Edward C.
    Wilsey, Philip A.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS (CISIS 2010), 2010, : 931 - 936
  • [5] HARP: Harnessing Inactive Threads in Many-Core Processors
    Lashgar, Ahmad
    Khonsari, Ahmad
    Baniasadi, Amirali
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [6] Optimization of Scan Algorithms on Multi- and Many-core Processors
    Sun, Qiao
    Yang, Chao
    2014 21ST INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2014,
  • [7] Parallel space saving on multi- and many-core processors
    Cafaro, Massimo
    Pulimeno, Marco
    Epicoco, Italo
    Aloisio, Giovanni
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2018, 30 (07):
  • [8] Online Periodic Test Mechanism for Homogeneous Many-core Processors
    Kamran, Arezoo
    Navabi, Zainalabedin
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 256 - 259
  • [9] Scaling and optimizing the Gysela code on a cluster of many-core processors
    Latu, Guillaume
    Asahi, Yuuichi
    Bigot, Julien
    Feher, Tamas
    Grandgirard, Virginie
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 466 - 473
  • [10] Scaling the Performance of Network Intrusion Detection with Many-core Processors
    Nam, Jaehyun
    Jamshed, Muhammad
    Choi, Byungkwon
    Han, Dongsu
    Park, KyoungSoo
    ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS, 2015, : 191 - 192
12345