On-chip linear voltage regulator module (VRM) effect on power distribution network (PDN) noise and jitter at high-speed output buffer

被引:5
|
作者
Kim, Heegon [1 ,2 ]
Kim, Sukjin [1 ,2 ]
Kim, Joungho [1 ,4 ]
Yoon, Changwook [2 ,3 ]
Achkir, Brice [5 ]
Fan, Jun [2 ]
机构
[1] TERA Laboratory, Korea Advanced Institute of Science and Technology, Daejeon, Korea, Republic of
[2] Missouri S and T EMC Laboratory, Rolla,MO,65409, United States
[3] Altera Corporation, San Jose,CA,95134, United States
[4] Ulsan National Institute of Science and Technology, Ulsan, Korea, Republic of
[5] Cisco Systems, Inc., San Jose,CA,95134, United States
关键词
14;
D O I
10.1109/MEMC.2015.7204062
中图分类号
学科分类号
摘要
引用
收藏
页码:108 / 113
相关论文
共 15 条
  • [1] On-Chip Linear Voltage Regulator Module (VRM) Effect on Power Distribution Network (PDN) Noise and Jitter at High-Speed Output Buffer
    Kim, Heegon
    Kim, Sukjin
    Kim, Joungho
    Kim, Jingook
    Yoon, Changwook
    Achkir, Brice
    2015 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL INTEGRITY, 2015, : 22 - 27
  • [2] On-Chip Voltage Regulator Module (VRM) Effect on Power/Ground Noise and Jitter at High-Speed Output Buffer
    Kim, Heegon
    Kim, Jingook
    Achkir, Brice
    Yoon, Changwook
    Fan, Jun
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 75 - 80
  • [3] Design of On-Chip Linear Voltage Regulator Module And Measurement of Power Distribution Network Noise Fluctuation at High-Speed Output Buffer
    Lee, Manho
    Kim, Heegon
    Kim, Sukjin
    Kim, Joungho
    Cho, Jonghyun
    Yoon, Changwook
    Achkir, Brice
    Kim, Jingook
    Fan, Jun
    2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 3 - 5
  • [4] Modeling and Analysis of On-Chip Power Noise Induced by an On-Chip Linear Voltage Regulator Module With a High-Speed Output Buffer
    Kim, Heegon
    Cho, Jonghyun
    Yoon, Changwook
    Achkir, Brice
    Drewniak, James
    Fan, Jun
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (03) : 880 - 893
  • [5] Analysis of Voltage Regulator Module (VRM) Noise Coupling to High-Speed Signals with VRM Via Designs
    Joo, Junho
    Mathew, Manish K.
    Singh, Soumya
    Seema, P. K.
    Chada, Arun
    Mutnury, Bhyrav
    Hwang, Chulsoon
    Kim, DongHyun
    2023 JOINT ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE & COMPATIBILITY, APEMC/INCEMIC, 2023, : 43 - 46
  • [6] Investigation of Voltage Regulator Module (VRM)-Induced Noise to High-Speed Signals with VRM via Design Factors
    Joo, Junho
    Mathew, Manish K.
    Chada, Arun
    Singh, Soumya
    Pk, Seema
    Mutnury, Bhyrav
    Kim, Donghyun
    IEEE Transactions on Signal and Power Integrity, 2024, 3 : 97 - 109
  • [7] Modeling and Measurement of Ground Bounce Induced by High-Speed Output Buffer With On-Chip Low-Dropout (LDO) Regulator
    Kim, Heegon
    Cho, Jonghyun
    Achkir, Brice
    Fan, Jun
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (04) : 1022 - 1025
  • [8] Analysis of Power Supply Induced Jitter of High Speed Output Buffer with On-Die Low-Dropout Voltage Regulator
    Sun, Yin
    Joo, Junho
    Lee, Jongjoo
    Kwon, Keeyoung
    Hwang, Chulsoon
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 318 - 322
  • [9] On-chip ΔI noise in the power distribution networks of high speed cmos integrated circuits
    Tang, KT
    Friedman, EG
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 53 - 57
  • [10] Power Distribution Network Design for High-Speed Automotive Graphical Processing Module
    Wang, Lin Biao
    See, Kye Yak
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 264 - 267