Research on variable rate modulator and its implementation on FPGA

被引:0
作者
Zhai, Haitao [1 ]
Xi, Zhipeng [1 ]
Zhang, Eryang [1 ]
机构
[1] College of Electronic Science and Engineering, National University of Defense Technology
来源
Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology | 2014年 / 36卷 / 02期
关键词
Bit rate; DAC; FPGA; Modulator; Parallel filtering; Variable rate;
D O I
10.11887/j.cn.201402021
中图分类号
学科分类号
摘要
A variable modulator scheme is presented. The hardware system adopting the proposed approach was accomplished based on field programmable gate array (FPGA). The proposed system can deal with signals with bit rate even varying from (13.5~300)Mbps continuously. By splitting the whole rate range into several small parts and filtering the input data with different interpolation times, the correctness of transferring all rates into the dealing range of digital analog convert (DAC) was ensured. The architecture of system was devised and the difficulties in hardware realization were analysed. The ways to solve the pivotal problem were particularly indicated. Realization on FPGA demonstrates the good performance of the proposed idea. The expansibility of system makes it easy to be applied in wider rate bound.
引用
收藏
页码:124 / 128
页数:4
相关论文
共 10 条
[1]  
He C.B., Huang J.G., Ding Z., A variable-rate spread-spectrum system for underwater acoustic communications, IEEE Journal of Oceanic Engineering, 34, 4, pp. 624-633, (2009)
[2]  
Wang H., Song J., A method of variable-rate modulation on Rayleigh fading channels, Journal of Beijing University of Posts and Telecommunications, 24, 1, pp. 80-83, (2001)
[3]  
Zhang X., Research on variable rate modulation in mobile communication, Journal of Xi'an Polytechnic University, 24, 1, pp. 80-83, (2010)
[4]  
Musavian L., Aissa S., Lambotharan S., Adaptive modulation in spectrum-sharing channels under delay quality of service constraints, IEEE Transactions on Vehicular Technology, 60, 3, pp. 901-911, (2011)
[5]  
Webb W.T., Steele R., Variable rate QAM for mobile radio, IEEE , Transactions on Communications, 43, 7, pp. 2223-2230, (1995)
[6]  
Pan S., Wang L., Design of variable rate CDMA modem, Radio Comunications Technology, 28, 6, pp. 47-48, (2002)
[7]  
Fei Q., Research and design of variable rate modulation based on FPGA, (2006)
[8]  
Huangfu K., Chen J., Lou S., Modern Digital Signal Processing, (2003)
[9]  
Tsao Y.C., Choi K., Area-efficient VLSI implementation for parallel linear-phase FIR digital filters of odd length based on fast FIR algorithm, IEEE Transactions on Circuits and Syst II-Express Briefs, 59, 6, pp. 371-375, (2012)
[10]  
Cheng C., Parhi K.K., Hardware efficient fast parallel FIR filter structures based on iterated short convolution, Transactions on Circuits and Syst I-Regular Papers, 51, 8, pp. 371-375, (2004)