Coupling capacitance extraction between TSVs in 3D ICs using inverse of inductance Matrix

被引：0
|
作者：
Kobayashi, Tetsuya [1 ]
Niioka, Nanako [1 ]
Fukase, Masa-Aki [1 ]
Kurokawa, Atsushi [1 ]
机构：
[1] Hirosaki University, 3, Bunkyocho, Hirosaki-shi, Aomori,036-8561, Japan
来源：
IEEJ Transactions on Electronics, Information and Systems | 2015年 / 135卷 / 07期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
10.1541/ieejeiss.135.744
中图分类号：
学科分类号：
摘要：
Inductance - Inverse problems - Matrix algebra - Capacitance - Electronics packaging - Extraction - Timing circuits
引用
收藏
页码：744 / 751
相关论文
共 50 条
  • [1] Analysis of Coupling Capacitance Between TSVs and Metal Interconnects in 3D-ICs
    Salah, Khaled
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 745 - 748
  • [2] Recovery of Faulty TSVs in 3D ICs
    Roy, Surajit Kumar
    Roy, Kaustav
    Giri, Chandan
    Rahaman, Hafizur
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 528 - 531
  • [3] Modeling of Coupled TSVs in 3D ICs
    Engin, A. Ege
    Raghavan, Srinidhi N.
    2012 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2012, : 7 - 11
  • [4] Fault Detection and Redundancy Design for TSVs in 3D ICs
    Hu, Sai
    Wang, Qin
    Guo, Zheng
    Xie, Jing
    Mao, Zhigang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [5] TSVs in Early Layout Design Exploration for 3D ICs
    Ahmed, Mohammad A.
    Chrzanowska-Jeske, M.
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [6] THERMAL ANALYSIS OF 3D ICS WITH TSVS PLACEMENT OPTIMIZATION
    Ren, Zongqing
    Alqahtani, Ayed
    Bagherzadeh, Nader
    Lee, Jaeho
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2019, 2020,
  • [7] Coupling computation of the BEM and FDM in 3D capacitance extraction
    Wei, HC
    Wang, GH
    Wang, ZY
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 716 - 719
  • [8] A Built-In Method for Measuring the Delay of TSVs in 3D ICs
    Wu, Han-Yu
    Chen, Yong-Xiao
    Li, Jin-Fu
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [9] Pre-Bond Probing of TSVs in 3D Stacked ICs
    Noia, Brandon
    Chakrabarty, Krishnendu
    2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [10] A Low Overhead Leakage Test Structure for TSVs of 3D ICs
    Pei, Songwei
    Geng, Ye
    Jin, Yu
    2016 2ND INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS - COMPUTING TECHNOLOGY, INTELLIGENT TECHNOLOGY, INDUSTRIAL INFORMATION INTEGRATION (ICIICII), 2016, : 166 - 169
12345