A HW/SW partitioning algorithm for embedded security systems

被引：0

作者：

Yin, Su ^{[1
]}

Xu, Cheng ^{[1
]}

Qin, Yunchuan ^{[1
]}

机构：

[1] Institute of Information Science and Technology, Hunan University, Changsha

来源：

Journal of Computational Information Systems | 2015年 / 11卷 / 01期

关键词：

Hardware; Security; Software Partitioning;

D O I：

10.12733/jcis12898

中图分类号：

学科分类号：

摘要：

Cryptographic keys are essential for security critical systems. Various terminals are produced to ensure the security of the cryptographic keys. Hardware/Software co-designs are widely used in resource- limited embedded security systems. We proposed a universal HW/SW partitioning method for embedded security designs with constraints of real-time, low cost and a specified security level. We formulated the computing model of HW/SW partitioning problem and conversed it to a 0-1 Knapsack Problem. A modified simulated annealing algorithm is proposed for the solution. Experiment results show that the HW/SW co-design architecture and the design method we proposed can be applied in embedded security systems. Moreover, our partitioning method can generate better approximate optimum partitioning solutions. ©, 2014, Journal of Computational Information Systems. All right reserved.

引用

页码：237 / 246

页数：9

共 14 条

[1]

Ghosal P., Biswas M., Biswas M., Hardware Implementation of TDES Crypto System with On Chip Verification in FPGA, Journal of Telecommunications, 1, 1, pp. 113-117, (2010)

[2]

Gurpreet S., Supriya S., A Study of Encryption Algorithms (RSA, DES, 3DES and AES) for Information Security, International Journal of Computer Applications, 67, 19, pp. 33-38, (2013)

[3]

Li J., Zhang D., Qiu M., Security protection on FPGA against difierential power analysis attacks, Proceedings of the Seventh Annual Workshop on Cyber Security and Information Intelligence Research, (2011)

[4]

Golic J.D., Tymen C., Multiplicative masking and power analysis of AES, Cryptographic Hardware and Embedded Systems CCHES 2002, pp. 198-212, (2003)

[5]

Popp T., Mangad S., Masked dual-rail pre-charge logic: DPA-resistance without routing constraints, Cryptographic Hardware and Embedded Systems CCHES 2005, pp. 172-186, (2005)

[6]

Kocher P., Lee R., Security as a new dimension in embedded system design, pp. 753-760, (2004)

[7]

Hodjat A., HW/SW co-design and ASIP architectures for cryptographic primitives in embedded security systems, (2005)

[8]

Wu J., Pu W., Srikanthan T., Eficient heuristic and tabu search for hardware/software partitioning, The Journal of Supercomputing, 66, 1, pp. 118-134, (2013)

[9]

Wu J., Pu W., Srikanthan T., Eficient heuristic algorithms for path-based hardware/software partitioning, Mathematical and Computer Modelling, 51, 7, pp. 974-984, (2010)

[10]

Banerjee S., Dutt N., Eficient search space exploration for HWSW partitioning, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pp. 122-127, (2004)

← 1 2 →