PUF based on chip comparison technique for trustworthy scan design data security against side channel attack

被引:0
作者
Mukkath S.I. [1 ]
Devi N.M. [1 ]
机构
[1] Department of Electronics and Communication Engineering, Amrita School of Engineering, Amrita Vishwa Vidyapeetham, Coimbatore
关键词
automatic reconfiguration; data security; design for testing; DFT; hardware as a service; on chip comparison; physical unclonable function; PUF; security;
D O I
10.1504/IJCC.2023.130899
中图分类号
学科分类号
摘要
All fields of computational technology, including cloud computing and cryptography, are vulnerable to different types of external threads. Scan-based testing method is a well-known tool for testing integrated chips, but at the same time, it helps hacking the secret code from the chip. The scan hardware can act as a platform for attackers to hack the secret data from the chip. Most of the existing solutions are based on the alteration of the conventional scan structure with more complex design which focused only on security but violates the testability. In this paper, we propose a dynamic reconfiguration architecture using embedded PUF design, which protects the chip from brute force attack, hamming distance-based attack with optimal deployment configuration. Additional on-chip comparison and masking were also used to enhance security. The experimental results are evaluated on standard benchmark circuits. Copyright © 2023 Inderscience Enterprises Ltd.
引用
收藏
页码:201 / 223
页数:22
相关论文
共 26 条
  • [21] Shi Y., Togawa N., Yanagisawa M., Ohtsuki T., Robust secure scan design against scan-based differential cryptanalysis, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 20, 1, pp. 176-181, (2012)
  • [22] Shiny M.I., Nirmala D.M., LFSR based secured scan design testability techniques, Journal of Procedia Computer Science, 115, 9, pp. 174-181, (2017)
  • [23] Sudeendra K.K., Lodha K., Sahoo S.R., Mahapatra K.K., On-chip based secure output response compactor for scan-based attack resistance, International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA), pp. 1-6, (2015)
  • [24] Vithayathil M., Prabhu B., Ningthoujam R., Designing and modelling of a low-cost wireless telemetry system for deep brain stimulation studies, Indian Journal of Science and Technology, 12, 8, pp. 1-13, (2019)
  • [25] Yang B., Wu K., Karri R., Scan based side channel attack on dedicated hardware implementations of data encryption standard, Proceedings of International Test Conference ITC, pp. 339-344, (2004)
  • [26] Zhang J., A practical logic obfuscation technique for hardware security, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 24, 3, pp. 1193-1197, (2016)