共 18 条
[11]
Zhang G.H., Shao, Zh B., Zhou K., Threshold voltage model of short-channel FD-SOI MOSFETs with vertical gaussian profile, IEEE Transactions Electron Devices, 55, 4, (2008)
[12]
Wang M., Ke D., Xu C., Et al., A 2-D semi-analytical model of parasitic capacitances for MOSFETs with high k gate dielectric in short channel, Solid-State Electronics, 92, 5, (2014)
[13]
Lu C.C., Kuei-Shu C.L., Che-Hao T., Et al., Profiling of channel-hot-camer stress-induced trap distributions along channel and gate dielectric in high-k gated MOSFETs by a modified charge pumping technique, IEEE Transactions Electron Devices, 61, 4, (2014)
[14]
Daoming H.M.K., A 2-D potential sub-threshold model for sub-45 nm MOSFETs with ultra shallow junctions, Chinese J Electron, 43, 1, (2015)
[15]
Tripathi S., A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET, Chin Phys B, 23, 11, pp. 8505-8510, (2014)
[16]
Kumar P., Wari T., Jit S., Threshold voltage model for symmetric double-gate (DG) MOSFETs with non-uniform doping profile, Journal of Electron Devices, 7, 6, pp. 241-247, (2010)
[17]
Djeffal F., Meguellati M., Benhaya A., A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs, Physica E, 41, 8, pp. 1872-1878, (2009)
[18]
Kumar M., Dubey S., Tiwari P.K., Et al., Two-dimensional modeling of subthreshold current and subthreshold swing of double material-gate(DMG) strained-Si (s-Si) on SGOI MOSFETs, Journal of Computational Electronics, 12, 2, pp. 275-278, (2013)