Monte Carlo simulation of double-gate silicon-on-insulator inversion layers: The role of volume inversion

被引：0
|
作者：
机构：
来源：
| 1600年 / American Institute of Physics Inc.卷 / 89期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] HIGH-FIELD DRIFT VELOCITY OF SILICON INVERSION LAYERS - MONTE-CARLO CALCULATION
    BASU, PK
    JOURNAL OF APPLIED PHYSICS, 1977, 48 (01) : 350 - 353
  • [42] A linear response Monte Carlo algorithm for inversion layers and magnetotransport
    Christoph Jungemann
    Anh-Tuan Pham
    Bernd Meinerzhagen
    Journal of Computational Electronics, 2006, 5 : 411 - 414
  • [43] Research on Noise Suppression in Double-Gate Nano-MOSFETs Based on Monte Carlo Simulation
    Xiaofei Jia
    Liang He
    Wenhao Chen
    MAPAN, 2019, 34 : 413 - 420
  • [44] Research on Noise Suppression in Double-Gate Nano-MOSFETs Based on Monte Carlo Simulation
    Jia, X.
    He, L.
    Chen, W.
    MAPAN-JOURNAL OF METROLOGY SOCIETY OF INDIA, 2019, 34 (03): : 413 - 420
  • [45] Role of intervalley scattering in silicon inversion layers near the metal-insulator transition
    Punnoose, A
    Finkel'stein, AM
    PHYSICA A-STATISTICAL MECHANICS AND ITS APPLICATIONS, 2001, 302 (1-4) : 318 - 327
  • [46] First-principles Study on Inversion Layer Properties of Double-Gate Atomically Thin Silicon Channel
    Kageshima, H.
    Fujiwara, A.
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 13 - 14
  • [47] First-principles study on inversion layer properties of double-gate atomically thin silicon channels
    Kageshima, Hiroyuki
    Fujiwara, Akira
    APPLIED PHYSICS LETTERS, 2008, 93 (04)
  • [48] MODERATE INVERSION MODEL OF ULTRATHIN DOUBLE-GATE NMOS/SOI TRANSISTORS
    FRANCIS, P
    TERAO, A
    FLANDRE, D
    VANDEWIELE, F
    SOLID-STATE ELECTRONICS, 1995, 38 (01) : 171 - 176
  • [49] A Novel Measure on Inversion Degree of Undoped Symmetric Double-Gate MOSFETs
    Chang Sheng
    Wang Gaofeng
    Huang Qijun
    Wang Hao
    CHINESE JOURNAL OF ELECTRONICS, 2010, 19 (03): : 437 - 440
  • [50] A novel low specific on-resistance double-gate LDMOS with multiple buried p-layers in the drift region based on the Silicon-On-Insulator substrate
    Chen, Yinhui
    Hu, Shengdong
    Cheng, Kun
    Jiang, YuYu
    Luo, Jun
    Wang, Jian'an
    Tang, Fang
    Zhou, Xichuan
    Zhou, Jianlin
    Gan, Ping
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 89 : 59 - 67
12345