Equivalence checking using structural methods

被引：0
作者：
Kunz, Wolfgang [1 ,2 ]
Stoffel, Dominik [1 ,2 ]
机构：
[1] J. W. Goethe-Universität, Frankfurt am Main, Germany
[2] Institut für Informatik/EM, Postfach 111932, Frankfurt,D-60054, Germany
来源：
IT - Information Technology | 2001年 / 43卷 / 01期
关键词：
D O I：
10.1524/itit.2001.43.1.08
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：8 / 15
相关论文
共 50 条
[21]   Sequential equivalence checking [J].
Mathur, A ;
Fujita, M ;
Balakrishnan, M ;
Mitra, R .
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, :18-19
[22]   Equivalence checking combining a structural SAT-solver, BDDs, and simulation [J].
Paruthi, V ;
Kuehlmann, A .
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, :459-464
[23]   Equivalence Checking of Java']Java Methods - Toward Ensuring IoT Dependability - [J].
Okano, Kozo ;
Harauchi, Satoshi ;
Sekizawa, Toshifusa ;
Ogata, Shinpei ;
Nakajima, Shin .
2017 26TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND NETWORKS (ICCCN 2017), 2017,
[24]   Verifying Parallel Code After Refactoring Using Equivalence Checking [J].
Abadi, Moria ;
Keidar-Barner, Sharon ;
Pidan, Dmitry ;
Veksler, Tatyana .
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2019, 47 (01) :59-73
[25]   An efficient sequential equivalence checking framework using Boolean Satisfiability [J].
Zheng, Feijun ;
Weng, Yanling ;
Yan, Xiaolang .
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, :1174-1177
[26]   Using complete-1-distinguishability for FSM equivalence checking [J].
Ashar, P ;
Gupta, A ;
Malik, S .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (04) :569-590
[27]   Logical Equivalence Checking of Asynchronous Circuits Using Commercial Tools [J].
Saifhashemi, Arash ;
Huang, Hsin-Ho ;
Bhalerao, Priyanka ;
Beerel, Peter A. .
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, :1563-1566
[28]   Using equivalence-checking to verify robustness to denial of service [J].
Lafrance, Stephane .
COMPUTER NETWORKS, 2006, 50 (09) :1327-1348
[29]   Verifying Parallel Code After Refactoring Using Equivalence Checking [J].
Moria Abadi ;
Sharon Keidar-Barner ;
Dmitry Pidan ;
Tatyana Veksler .
International Journal of Parallel Programming, 2019, 47 :59-73
[30]   Towards Equivalence Checking of Classical Circuits Using Quantum Computing [J].
Quetschlich, Nils ;
Forster, Tobias V. ;
Osterwind, Adrian ;
Helms, Domenik ;
Wille, Robert .
2024 IEEE INTERNATIONAL CONFERENCE ON QUANTUM COMPUTING AND ENGINEERING, QCE, VOL 1, 2024, :268-274
12345