Adaptive interconnect models for transaction-level simulation

被引:0
作者
Salimi Khaligh, Rauf [1 ]
Radetzki, Martin [1 ]
机构
[1] Embedded Systems Engineering Group, Institute of Computer Architecture and Computer Engineering (ITI), Universitaet Stuttgart, Stuttgart 70569
来源
Lecture Notes in Electrical Engineering | 2009年 / 36 LNEE卷
关键词
Adaptive models; On-chip interconnect models; SystemC; Transaction level modeling;
D O I
10.1007/978-1-4020-9714-0_10
中图分类号
学科分类号
摘要
Transaction level models are constructed for efficient simulation of complex embedded systems and systems-on-chip. Traditionally, the use case of a transaction level model dictates its accuracy and abstraction level, which are fixed during simulation. Although the chosen level of accuracy may be required in some intervals, in some other intervals the model may simply be too accurate for the scenario being simulated. This makes the model a simulation bottleneck and unnecessarily impedes the simulation performance. In this contribution we present an adaptive approach for modeling interconnects. The abstraction level of an adaptive model dynamically adapts to the simulation scenario, increasing the simulation performance without sacrificing the accuracy. We have developed adaptive models for point-to-point, FIFO based communication channels widely used in modern GALS and multiprocessor systems as well as models for complex, pipelined buses. We have applied the proposed approach to two real-world communication protocols and developed adaptive models of the AMBA AHB bus and the Fast Simplex Link (FSL) in SystemC, based on the recent OSCI TLM 2 standard. Our experiments clearly show the increase in simulation performance compared to existing, non-adaptive models. © 2009 Springer Science+Business Media B.V.
引用
收藏
页码:149 / 165
页数:16
相关论文
共 26 条
  • [1] SystemVerilog 3.1a Language Reference Manual, (2004)
  • [2] Apperson R.W., Yu Z., Meeuwsen M.J., Mohsenin T., Baas B.M., A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15, 10, pp. 1125-1134, (2007)
  • [3] AMBA Specification, Version 2.0, (1999)
  • [4] AMBA AHB Transaction Level Modeling Specification, Version 1.0. 1, (2006)
  • [5] Beltrame G., Sciuto D., Silvano C., Multi-accuracy power and performance transaction-level modeling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 10, pp. 1830-1842, (2007)
  • [6] Burton M., Aldisy J., Guenzel R., Klingauf W., Transaction level modelling: A reflection on what TLM is and how TLMs may be classified, Proceedings of the Forum on Specification and Design Languages (FDL ' 07), (2007)
  • [7] Cai L., Gajski D., Transaction level modeling: An overview, Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03), (2003)
  • [8] Caldari M., Conti M., Coppola M., Curaba S., Pieralisi L., Turchetti C., Transaction-level models for AMBA bus architecture using SystemC 2.0, Proceedings of the Conference on Design, Automation and Test in Europe (DATE' 03), (2003)
  • [9] Domer R., Gerstlauer A., Gajski D., The SpecC Language Reference Manual, Version 2. 0, (2002)
  • [10] Ghenassia F., Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, (2006)