共 26 条
- [1] SystemVerilog 3.1a Language Reference Manual, (2004)
- [2] Apperson R.W., Yu Z., Meeuwsen M.J., Mohsenin T., Baas B.M., A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15, 10, pp. 1125-1134, (2007)
- [3] AMBA Specification, Version 2.0, (1999)
- [4] AMBA AHB Transaction Level Modeling Specification, Version 1.0. 1, (2006)
- [5] Beltrame G., Sciuto D., Silvano C., Multi-accuracy power and performance transaction-level modeling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 10, pp. 1830-1842, (2007)
- [6] Burton M., Aldisy J., Guenzel R., Klingauf W., Transaction level modelling: A reflection on what TLM is and how TLMs may be classified, Proceedings of the Forum on Specification and Design Languages (FDL ' 07), (2007)
- [7] Cai L., Gajski D., Transaction level modeling: An overview, Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03), (2003)
- [8] Caldari M., Conti M., Coppola M., Curaba S., Pieralisi L., Turchetti C., Transaction-level models for AMBA bus architecture using SystemC 2.0, Proceedings of the Conference on Design, Automation and Test in Europe (DATE' 03), (2003)
- [9] Domer R., Gerstlauer A., Gajski D., The SpecC Language Reference Manual, Version 2. 0, (2002)
- [10] Ghenassia F., Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, (2006)