A fast hierarchical multi-objective mapping approach for mesh-based networks-on-chip

被引：0

作者：

Lin, Hua ^{[1
]}

Zhang, Liang ^{[1
]}

Tong, Dong ^{[1
]}

Li, Xianfeng ^{[1
]}

Cheng, Xu ^{[1
]}

机构：

[1] Microprocessor Research and Development Center, School of Electrics Engineering and Computer Science, Peking University, Beijing 100871, China

来源：

Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis | 2008年 / 44卷 / 05期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The authors proposes a fast hierarchical multi-objective mapping approach (HMMap) for mesh-based NoC. Based on partition and multi-objective heuristic techniques, HMMap automatically maps large number of IP cores onto NoC architecture and makes good tradeoffs between communication energy and latency. Experimental results show that proposed approach achieves shorter execution time, lower energy and latency compared with others. With the increasing of NoC size, the optimization effect of HMMap becomes more obvious.

引用

页码：711 / 720

共 50 条

[21] An Efficient Deadlock-Free Multicast Routing Algorithm for Mesh-Based Networks-on-Chip
Lee, Kuen-Jong
Chang, Chin-Yao
Yang, Hung-Yang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[22] An Efficient Deadlock-Free Multicast Routing Algorithm for Mesh-Based Networks-on-Chip
Lee, Kuen-Jong
Chang, Chin-Yao
Yang, Hung-Yang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[23] A novel congestion-aware routing algorithm with prediction in mesh-based networks-on-chip
Akbar, R.
Safaei, F.
NANO COMMUNICATION NETWORKS, 2020, 26
[24] Adaptive Multicast Routing Method for 3D Mesh-based Networks-on-Chip
Bahrebar, Poona
Jalalvand, Azarakhsh
Stroobandt, Dirk
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 70 - 75
[25] A study on the implementation of 2-D mesh-based networks-on-chip in the nanometre regime
Pamunuwa, D
Öberg, J
Zheng, LR
Millberg, M
Jantsch, A
Tenhunen, H
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (01) : 3 - 17
[26] A Novel Congestion-aware and Adaptive Routing Algorithm in Mesh-based Networks-on-Chip with Segmentation
Akbar, R.
Safaei, F.
2017 19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2017, : 40 - 45
[27] A Multi-objective Strategy for Concurrent Mapping and Routing in Networks on Chip
Tornero, Rafael
Sterrantino, Valentino
Palesi, Maurizio
Orduna, Juan M.
2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2314 - +
[28] A Power Efficient, Oblivious, Path-Diverse, Minimal Routing for Mesh-based Networks-on-Chip
Saad, El Sayed M.
Salem, Sameh A.
Awadalla, Medhat H.
Mostafa, Ahmed M.
International Journal of Computer Science Issues, 2012, 9 (2 2-2): : 339 - 347
[29] Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip
Xie, Yiyuan
Nikdast, Mahdi
Xu, Jiang
Wu, Xiaowen
Zhang, Wei
Ye, Yaoyao
Wang, Xuan
Wang, Zhehui
Liu, Weichen
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1823 - 1836
[30] SMA: A constructive partitioning based mapping approach for Networks-on-Chip
Alagarsamy, Aravindhan
Mahilmaran, Sundarakannan
Gopalakrishnan, Lakshminarayanan
Ko, Seok-Bum
MICROPROCESSORS AND MICROSYSTEMS, 2022, 94

← 1 2 3 4 5 →